

# Rogue Registers Referenced in the Firmware Interface

Revision: 46

11 Apr 2022 17:41

Public

Copyright © 2022 Imagination Technologies Limited. All rights reserved.

## Contents

• <a href="#">ROGUE_CR_BLACKPEARL_FIX</a>	9
• <a href="#">DISABLE</a>	9
• <a href="#">ROGUE_CR_CDM_CB</a>	9
• <a href="#">SIZE</a>	10
• <a href="#">ROGUE_CR_CDM_CB_BASE</a>	10
• <a href="#">ADDR</a>	10
• <a href="#">ROGUE_CR_CDM_CB_QUEUE</a>	10
• <a href="#">CTRL_BASE_ADDR</a>	11
• <a href="#">ROGUE_CR_CDM_CONTEXT_LOAD_PDS0</a>	11
• <a href="#">DATA_ADDR</a>	12
• <a href="#">CODE_ADDR</a>	12
• <a href="#">ROGUE_CR_CDM_CONTEXT_LOAD_PDS1</a>	12
• <a href="#">PDS_SEQ_DEP</a>	13
• <a href="#">USC_SEQ_DEP</a>	13
• <a href="#">TARGET</a>	13
• <a href="#">UNIFIED_SIZE</a>	13
• <a href="#">COMMON_SHARED</a>	13
• <a href="#">COMMON_SIZE</a>	13
• <a href="#">TEMP_SIZE</a>	13
• <a href="#">DATA_SIZE</a>	13
• <a href="#">FENCE</a>	13
• <a href="#">ROGUE_CR_CDM_CONTEXT_PDS0</a>	13
• <a href="#">DATA_ADDR</a>	14
• <a href="#">CODE_ADDR</a>	14
• <a href="#">ROGUE_CR_CDM_CONTEXT_PDS1</a>	14
• <a href="#">PDS_SEQ_DEP</a>	15
• <a href="#">USC_SEQ_DEP</a>	15
• <a href="#">TARGET</a>	15
• <a href="#">UNIFIED_SIZE</a>	15
• <a href="#">COMMON_SHARED</a>	15
• <a href="#">COMMON_SIZE</a>	15
• <a href="#">TEMP_SIZE</a>	15
• <a href="#">DATA_SIZE</a>	15
• <a href="#">FENCE</a>	15
• <a href="#">ROGUE_CR_CDM_CONTEXT_STATE_BASE</a>	16
• <a href="#">ADDR</a>	16
• <a href="#">ROGUE_CR_CDM_CTRL_STREAM_BASE</a>	16
• <a href="#">ADDR</a>	17
• <a href="#">ROGUE_CR_CDM_ITEM</a>	17
• <a href="#">MODE</a>	17
• <a href="#">ROGUE_CR_CDM_TERMINATE_PDS</a>	17
• <a href="#">DATA_ADDR</a>	18
• <a href="#">CODE_ADDR</a>	18
• <a href="#">ROGUE_CR_CDM_TERMINATE_PDS1</a>	18
• <a href="#">PDS_SEQ_DEP</a>	19
• <a href="#">USC_SEQ_DEP</a>	19
• <a href="#">TARGET</a>	19
• <a href="#">UNIFIED_SIZE</a>	19
• <a href="#">COMMON_SHARED</a>	19
• <a href="#">COMMON_SIZE</a>	19
• <a href="#">TEMP_SIZE</a>	19
• <a href="#">DATA_SIZE</a>	19
• <a href="#">FENCE</a>	20
• <a href="#">ROGUE_CR_COMPUTE_CLUSTER</a>	20
• <a href="#">MASK</a>	20
• <a href="#">ROGUE_CR_EVENT_PIXEL_PDS_CODE</a>	20
• <a href="#">ADDR</a>	21
• <a href="#">ROGUE_CR_EVENT_PIXEL_PDS_DATA</a>	21
• <a href="#">ADDR</a>	21
• <a href="#">ROGUE_CR_EVENT_PIXEL_PDS_INFO</a>	21
• <a href="#">PDS_SHAREDSIZE</a>	22
• <a href="#">PDS_TEMPSIZE</a>	22
• <a href="#">USC_SHAREDSIZE</a>	22
• <a href="#">ROGUE_CR_EVENT_TDM_PDS_CODE</a>	22
• <a href="#">ADDR</a>	23
• <a href="#">ROGUE_CR_EVENT_TDM_PDS_DATA</a>	23
• <a href="#">ADDR</a>	24
• <a href="#">ROGUE_CR_EVENT_TDM_PDS_INFO</a>	24
• <a href="#">PDS_SHAREDSIZE</a>	24
• <a href="#">PDS_TEMPSIZE</a>	24
• <a href="#">USC_SHAREDSIZE</a>	25
• <a href="#">ROGUE_CR_FB_CDC_ZLS</a>	25
• <a href="#">FBDC_IADDR</a>	25
• <a href="#">FBC_IADDR</a>	25
• <a href="#">FBC_NUM_TILES</a>	26
• <a href="#">FBDC_DEPTH_FMT</a>	26
• <a href="#">FBDC_STENCIL_FMT</a>	26

• <a href="#">ROGUE_CR_FB_MEM_REGION0</a>	26
• <a href="#">BASE_ADDRESS</a>	26
• <a href="#">NUM_TILES</a>	27
• <a href="#">ROGUE_CR_FB_MEM_REGION1</a>	27
• <a href="#">BASE_ADDRESS</a>	27
• <a href="#">NUM_TILES</a>	27
• <a href="#">ROGUE_CR_FB_MEM_REGION_CTRL0</a>	27
• <a href="#">MODE</a>	28
• <a href="#">FMT</a>	28
• <a href="#">TILE_TYPE</a>	28
• <a href="#">DM</a>	29
• <a href="#">MEML</a>	29
• <a href="#">DIMX</a>	29
• <a href="#">DIMY</a>	29
• <a href="#">IADDR</a>	29
• <a href="#">COR_COLOUR_ENABLE</a>	29
• <a href="#">TLCACHE_POLICY</a>	29
• <a href="#">SLC_POLICY</a>	29
• <a href="#">SLC_NOLINEFILL</a>	29
• <a href="#">ACTIVE</a>	29
• <a href="#">PORT</a>	30
• <a href="#">ROGUE_CR_FB_MEM_REGION_CTRL1</a>	30
• <a href="#">MODE</a>	31
• <a href="#">FMT</a>	31
• <a href="#">TILE_TYPE</a>	31
• <a href="#">DM</a>	31
• <a href="#">MEML</a>	31
• <a href="#">DIMX</a>	31
• <a href="#">DIMY</a>	31
• <a href="#">IADDR</a>	31
• <a href="#">COR_COLOUR_ENABLE</a>	31
• <a href="#">TLCACHE_POLICY</a>	31
• <a href="#">SLC_POLICY</a>	31
• <a href="#">SLC_NOLINEFILL</a>	31
• <a href="#">ACTIVE</a>	32
• <a href="#">PORT</a>	32
• <a href="#">ROGUE_CR_FRAG_SCREEN</a>	32
• <a href="#">YMAX</a>	32
• <a href="#">XMAX</a>	32
• <a href="#">ROGUE_CR_ISP_AA</a>	33
• <a href="#">MODE_TYPE</a>	33
• <a href="#">ROGUE_CR_ISP_BGOBJDEPTH</a>	33
• <a href="#">VALUE</a>	34
• <a href="#">ROGUE_CR_ISP_BGOBJVALS</a>	34
• <a href="#">ENABLEBGTAG</a>	34
• <a href="#">STENCIL</a>	34
• <a href="#">ROGUE_CR_ISP_CTL</a>	34
• <a href="#">PIPE_NUM</a>	35
• <a href="#">SKIP_INIT_HDRS</a>	36
• <a href="#">PAIR_TILES_VERT</a>	36
• <a href="#">PAIR_TILES</a>	36
• <a href="#">DBIAS_IS_INT</a>	36
• <a href="#">OVERLAP_CHECK_MODE</a>	36
• <a href="#">PT_UPFRONT_DEPTH_DISABLE</a>	36
• <a href="#">PROCESS_EMPTY_TILES</a>	36
• <a href="#">SAMPLE_POS</a>	36
• <a href="#">VALID_ID</a>	36
• <a href="#">UPASS_START</a>	37
• <a href="#">ROGUE_CR_ISP_DBIAS_BASE</a>	37
• <a href="#">ADDR</a>	37
• <a href="#">ROGUE_CR_ISP_MTILE_SIZE</a>	37
• <a href="#">X</a>	38
• <a href="#">Y</a>	38
• <a href="#">ROGUE_CR_ISP_MTILE_BASE</a>	38
• <a href="#">ADDR</a>	38
• <a href="#">ROGUE_CR_ISP_OCLQRY_BASE</a>	38
• <a href="#">ADDR</a>	39
• <a href="#">ROGUE_CR_ISP_RENDER</a>	39
• <a href="#">DIR_TYPE</a>	39
• <a href="#">MODE_TYPE</a>	40
• <a href="#">FAST_RENDER_FORCE_PROTECT</a>	40
• <a href="#">PROCESS_PROTECTED_TILES</a>	40
• <a href="#">PROCESS_UNPROTECTED_TILES</a>	40
• <a href="#">DISABLE_FOMT</a>	40
• <a href="#">RESUME</a>	40
• <a href="#">ROGUE_CR_ISP_RENDER_ORIGIN</a>	40
• <a href="#">X</a>	41
• <a href="#">Y</a>	41
• <a href="#">ROGUE_CR_ISP_RGN</a>	41

• CS_SIZE .....	41
• SIZE .....	41
• ROGUE_CR_ISP_SCISSOR_BASE .....	42
• ADDR .....	42
• ROGUE_CR_ISP_STENCIL_LOAD_BASE .....	42
• ADDR .....	43
• ENABLE .....	43
• ROGUE_CR_ISP_STENCIL_STORE_BASE .....	43
• ADDR .....	43
• ENABLE .....	43
• ROGUE_CR_ISP_STORE0 .....	43
• ACTIVE .....	44
• EOR .....	44
• TILE_LAST .....	44
• MT .....	44
• TILE_X .....	44
• TILE_Y .....	44
• ROGUE_CR_ISP_STORE1 .....	44
• ACTIVE .....	45
• EOR .....	45
• TILE_LAST .....	45
• MT .....	45
• TILE_X .....	45
• TILE_Y .....	45
• ROGUE_CR_ISP_STORE2 .....	45
• ACTIVE .....	46
• EOR .....	46
• TILE_LAST .....	46
• MT .....	46
• TILE_X .....	46
• TILE_Y .....	46
• ROGUE_CR_ISP_STORE3 .....	46
• ACTIVE .....	47
• EOR .....	47
• TILE_LAST .....	47
• MT .....	47
• TILE_X .....	47
• TILE_Y .....	47
• ROGUE_CR_ISP_STORE4 .....	47
• ACTIVE .....	48
• EOR .....	48
• TILE_LAST .....	48
• MT .....	48
• TILE_X .....	48
• TILE_Y .....	48
• ROGUE_CR_ISP_STORE5 .....	48
• ACTIVE .....	49
• EOR .....	49
• TILE_LAST .....	49
• MT .....	49
• TILE_X .....	49
• TILE_Y .....	49
• ROGUE_CR_ISP_STORE6 .....	49
• ACTIVE .....	50
• EOR .....	50
• TILE_LAST .....	50
• MT .....	50
• TILE_X .....	50
• TILE_Y .....	50
• ROGUE_CR_ISP_STORE7 .....	50
• ACTIVE .....	51
• EOR .....	51
• TILE_LAST .....	51
• MT .....	51
• TILE_X .....	51
• TILE_Y .....	51
• ROGUE_CR_ISP_STORE8 .....	51
• ACTIVE .....	51
• EOR .....	51
• TILE_LAST .....	52
• MT .....	52
• TILE_X .....	52
• TILE_Y .....	52
• ROGUE_CR_ISP_STORE9 .....	52
• ACTIVE .....	52
• EOR .....	52
• TILE_LAST .....	52
• MT .....	53
• TILE_X .....	53

• <a href="#">TILE_Y</a> .....	53
• <a href="#">ROGUE_CR_ISP_STORE10</a> .....	53
• <a href="#">ACTIVE</a> .....	53
• <a href="#">EOR</a> .....	53
• <a href="#">TILE_LAST</a> .....	53
• <a href="#">MT</a> .....	53
• <a href="#">TILE_X</a> .....	54
• <a href="#">TILE_Y</a> .....	54
• <a href="#">ROGUE_CR_ISP_STORE11</a> .....	54
• <a href="#">ACTIVE</a> .....	54
• <a href="#">EOR</a> .....	54
• <a href="#">TILE_LAST</a> .....	54
• <a href="#">MT</a> .....	54
• <a href="#">TILE_X</a> .....	54
• <a href="#">TILE_Y</a> .....	55
• <a href="#">ROGUE_CR_ISP_STORE12</a> .....	55
• <a href="#">ACTIVE</a> .....	55
• <a href="#">EOR</a> .....	55
• <a href="#">TILE_LAST</a> .....	55
• <a href="#">MT</a> .....	55
• <a href="#">TILE_X</a> .....	55
• <a href="#">TILE_Y</a> .....	55
• <a href="#">ROGUE_CR_ISP_STORE13</a> .....	56
• <a href="#">ACTIVE</a> .....	56
• <a href="#">EOR</a> .....	56
• <a href="#">TILE_LAST</a> .....	56
• <a href="#">MT</a> .....	56
• <a href="#">TILE_X</a> .....	56
• <a href="#">TILE_Y</a> .....	56
• <a href="#">ROGUE_CR_ISP_STORE14</a> .....	56
• <a href="#">ACTIVE</a> .....	57
• <a href="#">EOR</a> .....	57
• <a href="#">TILE_LAST</a> .....	57
• <a href="#">MT</a> .....	57
• <a href="#">TILE_X</a> .....	57
• <a href="#">TILE_Y</a> .....	57
• <a href="#">ROGUE_CR_ISP_STORE15</a> .....	57
• <a href="#">ACTIVE</a> .....	58
• <a href="#">EOR</a> .....	58
• <a href="#">TILE_LAST</a> .....	58
• <a href="#">MT</a> .....	58
• <a href="#">TILE_X</a> .....	58
• <a href="#">TILE_Y</a> .....	58
• <a href="#">ROGUE_CR_ISP_XTP_PIPE_ENABLE</a> .....	58
• <a href="#">CORE0_COUNT</a> .....	59
• <a href="#">CORE1_COUNT</a> .....	59
• <a href="#">CORE2_COUNT</a> .....	59
• <a href="#">CORE3_COUNT</a> .....	59
• <a href="#">ROGUE_CR_ISP_ZLOAD_BASE</a> .....	59
• <a href="#">ADDR</a> .....	60
• <a href="#">ROGUE_CR_ISP_ZLSCTL</a> .....	60
• <a href="#">ZLSEXTENT_Y_S</a> .....	61
• <a href="#">ZLSEXTENT_X_S</a> .....	61
• <a href="#">STENCIL_EXTENT_ENABLE</a> .....	61
• <a href="#">ZLSEXTENT_Y_Z</a> .....	61
• <a href="#">ZSTOREFORMAT_TYPE</a> .....	61
• <a href="#">ZLOADFORMAT_TYPE</a> .....	62
• <a href="#">FB_STOREEN</a> .....	62
• <a href="#">FB_LOADEN</a> .....	62
• <a href="#">MSTOREEN</a> .....	62
• <a href="#">ZSTOREEN</a> .....	62
• <a href="#">SSTOREEN</a> .....	62
• <a href="#">STORETWIDDLED</a> .....	62
• <a href="#">MLOADEN</a> .....	62
• <a href="#">ZLOADEN</a> .....	62
• <a href="#">SLOADEN</a> .....	62
• <a href="#">LOADTWIDDLED</a> .....	63
• <a href="#">ZLSEXTENT_X_Z</a> .....	63
• <a href="#">FORCEZSTORE</a> .....	63
• <a href="#">FORCEZLOAD</a> .....	63
• <a href="#">ZONLYRENDER</a> .....	63
• <a href="#">ROGUE_CR_ISP_ZLS_PIXELS</a> .....	63
• <a href="#">Y</a> .....	64
• <a href="#">X</a> .....	64
• <a href="#">ROGUE_CR_ISP_ZSTORE_BASE</a> .....	64
• <a href="#">ADDR</a> .....	64
• <a href="#">ROGUE_CR_PBE_WORD0_MRT0</a> .....	64
• <a href="#">X_RSRVD2</a> .....	65
• <a href="#">DITHER</a> .....	66

• <a href="#">TILERELATIVE</a>	66
• <a href="#">DOWNSCALE</a>	66
• <a href="#">LINESTRIDE</a>	66
• <a href="#">GAMMA</a>	66
• <a href="#">COMP_INDIRECT_TABLE</a>	66
• <a href="#">ROGUE_CR_PBE_WORD0_MRT1</a>	66
• <a href="#">X_RSRVD2</a>	67
• <a href="#">DITHER</a>	67
• <a href="#">TILERELATIVE</a>	67
• <a href="#">DOWNSCALE</a>	68
• <a href="#">LINESTRIDE</a>	68
• <a href="#">GAMMA</a>	68
• <a href="#">COMP_INDIRECT_TABLE</a>	68
• <a href="#">ROGUE_CR_PBE_WORD0_MRT2</a>	68
• <a href="#">X_RSRVD2</a>	69
• <a href="#">DITHER</a>	69
• <a href="#">TILERELATIVE</a>	69
• <a href="#">DOWNSCALE</a>	69
• <a href="#">LINESTRIDE</a>	69
• <a href="#">GAMMA</a>	69
• <a href="#">COMP_INDIRECT_TABLE</a>	69
• <a href="#">ROGUE_CR_PBE_WORD0_MRT3</a>	70
• <a href="#">X_RSRVD2</a>	71
• <a href="#">DITHER</a>	71
• <a href="#">TILERELATIVE</a>	71
• <a href="#">DOWNSCALE</a>	71
• <a href="#">LINESTRIDE</a>	71
• <a href="#">GAMMA</a>	71
• <a href="#">COMP_INDIRECT_TABLE</a>	71
• <a href="#">ROGUE_CR_PBE_WORD0_MRT4</a>	71
• <a href="#">X_RSRVD2</a>	72
• <a href="#">DITHER</a>	72
• <a href="#">TILERELATIVE</a>	73
• <a href="#">DOWNSCALE</a>	73
• <a href="#">LINESTRIDE</a>	73
• <a href="#">GAMMA</a>	73
• <a href="#">COMP_INDIRECT_TABLE</a>	73
• <a href="#">ROGUE_CR_PBE_WORD0_MRT5</a>	73
• <a href="#">X_RSRVD2</a>	74
• <a href="#">DITHER</a>	74
• <a href="#">TILERELATIVE</a>	74
• <a href="#">DOWNSCALE</a>	74
• <a href="#">LINESTRIDE</a>	75
• <a href="#">GAMMA</a>	75
• <a href="#">COMP_INDIRECT_TABLE</a>	75
• <a href="#">ROGUE_CR_PBE_WORD0_MRT6</a>	75
• <a href="#">X_RSRVD2</a>	76
• <a href="#">DITHER</a>	76
• <a href="#">TILERELATIVE</a>	76
• <a href="#">DOWNSCALE</a>	76
• <a href="#">LINESTRIDE</a>	76
• <a href="#">GAMMA</a>	76
• <a href="#">COMP_INDIRECT_TABLE</a>	76
• <a href="#">ROGUE_CR_PBE_WORD0_MRT7</a>	76
• <a href="#">X_RSRVD2</a>	78
• <a href="#">DITHER</a>	78
• <a href="#">TILERELATIVE</a>	78
• <a href="#">DOWNSCALE</a>	78
• <a href="#">LINESTRIDE</a>	78
• <a href="#">GAMMA</a>	78
• <a href="#">COMP_INDIRECT_TABLE</a>	78
• <a href="#">ROGUE_CR_PBE_WORD1_MRT0</a>	78
• <a href="#">ROGUE_CR_PBE_WORD1_MRT1</a>	79
• <a href="#">ROGUE_CR_PBE_WORD1_MRT2</a>	80
• <a href="#">ROGUE_CR_PBE_WORD1_MRT3</a>	80
• <a href="#">ROGUE_CR_PBE_WORD1_MRT4</a>	81
• <a href="#">ROGUE_CR_PBE_WORD1_MRT5</a>	82
• <a href="#">ROGUE_CR_PBE_WORD1_MRT6</a>	83
• <a href="#">ROGUE_CR_PBE_WORD1_MRT7</a>	84
• <a href="#">ROGUE_CR_PBE_WORD2_MRT0</a>	84
• <a href="#">LINESTRIDE</a>	85
• <a href="#">ROGUE_CR_PBE_WORD2_MRT1</a>	85
• <a href="#">LINESTRIDE</a>	86
• <a href="#">ROGUE_CR_PBE_WORD2_MRT2</a>	86
• <a href="#">LINESTRIDE</a>	87
• <a href="#">ROGUE_CR_PBE_WORD2_MRT3</a>	87
• <a href="#">LINESTRIDE</a>	87
• <a href="#">ROGUE_CR_PBE_WORD2_MRT4</a>	87
• <a href="#">LINESTRIDE</a>	88

• <a href="#">ROGUE_CR_PBE_WORD2_MRT5</a>	88
• <a href="#">LINESTRIDE</a>	89
• <a href="#">ROGUE_CR_PBE_WORD2_MRT6</a>	89
• <a href="#">LINESTRIDE</a>	90
• <a href="#">ROGUE_CR_PBE_WORD2_MRT7</a>	90
• <a href="#">LINESTRIDE</a>	90
• <a href="#">ROGUE_CR_PDS_BGRND0_BASE</a>	91
• <a href="#">ROGUE_CR_PDS_BGRND1_BASE</a>	91
• <a href="#">ROGUE_CR_PDS_BGRND3_SIZEINFO</a>	92
• <a href="#">USC_SHARED_SIZE</a>	93
• <a href="#">PDS_BATCHNUM</a>	93
• <a href="#">PDS_UNIFORM_SIZE</a>	93
• <a href="#">PDS_TEXTURE_STATESIZE</a>	93
• <a href="#">PDS_VARYING_SIZE</a>	93
• <a href="#">USC_VARYING_SIZE</a>	93
• <a href="#">PDS_TEMP_SIZE</a>	93
• <a href="#">ROGUE_CR_PDS_COEFF_FREE_PROG</a>	93
• <a href="#">ROGUE_CR_PDS_CTRL</a>	94
• <a href="#">MAX_NUM_VDM_TASKS</a>	95
• <a href="#">MAX_NUM_PDM_TASKS</a>	95
• <a href="#">MAX_NUM_CDM_TASKS</a>	95
• <a href="#">SM_OVERLAP_ENABLE</a>	95
• <a href="#">ROGUE_CR_PM_DEALLOCATED_MASK_STATUS</a>	95
• <a href="#">TOP</a>	95
• <a href="#">ROGUE_CR_PM_PDS_MTILEFREE_STATUS</a>	96
• <a href="#">OP</a>	96
• <a href="#">ROGUE_CR_PPP_CTRL</a>	96
• <a href="#">VPT_SCISSOR</a>	97
• <a href="#">FLUSH_MODE</a>	97
• <a href="#">BFCULL_RESTRICT_CLIP</a>	97
• <a href="#">FIXED_POINT_FORMAT</a>	97
• <a href="#">DEFAULT_POINT_SIZE</a>	97
• <a href="#">BFCULL1_DISABLE</a>	97
• <a href="#">BFCULL2_DISABLE</a>	97
• <a href="#">FCCULL_DISABLE</a>	97
• <a href="#">OSCULL_DISABLE</a>	97
• <a href="#">PSOCULL_DISABLE</a>	97
• <a href="#">SOCULL_DISABLE</a>	98
• <a href="#">WCLAMPEN</a>	98
• <a href="#">OPENGL</a>	98
• <a href="#">ROGUE_CR_TA_CONTEXT_STATE_BASE</a>	98
• <a href="#">ADDR</a>	98
• <a href="#">ROGUE_CR_TDM_CB</a>	98
• <a href="#">ROGUE_CR_TDM_CB_SIZE</a>	99
• <a href="#">ROGUE_CR_TDM_CB_BASE</a>	99
• <a href="#">ROGUE_CR_TDM_CB_BASE_ADDR</a>	100
• <a href="#">ROGUE_CR_TDM_CB_QUEUE</a>	100
• <a href="#">ROGUE_CR_TDM_CB_QUEUE_CTRL_BASE_ADDR</a>	100
• <a href="#">ROGUE_CR_TDM_CONTEXT_STATE_BASE</a>	100
• <a href="#">ROGUE_CR_TDM_CONTEXT_STATE_BASE_ADDR</a>	101
• <a href="#">ROGUE_CR_TE_PSG</a>	101
• <a href="#">FORCE_PROTECT</a>	101
• <a href="#">CS_SIZE</a>	102
• <a href="#">ENABLE_PWR_GATE_STATE</a>	102
• <a href="#">ENABLE_CONTEXT_STATE_RESTORE</a>	102
• <a href="#">ZONLY_RENDER</a>	102
• <a href="#">COMPLETE_ON_TERMINATE</a>	102
• <a href="#">CACHE_BYPASS</a>	102
• <a href="#">FORCENEWSTATE</a>	102
• <a href="#">REGION_STRIDE</a>	102
• <a href="#">ROGUE_CR_TE_PSG_REGION_ADDR</a>	102
• <a href="#">HEAP</a>	103
• <a href="#">BASE</a>	103
• <a href="#">ROGUE_CR_TLA_CMD_STREAM</a>	103
• <a href="#">BURST_SIZE</a>	104
• <a href="#">ADDRESS</a>	104
• <a href="#">ROGUE_CR_TPU</a>	104
• <a href="#">MADD_CONFIG_DXT35_TRANSOVR</a>	104
• <a href="#">TAG_CEMGRAD_DONTNEGATE</a>	104
• <a href="#">TAG_CEMEDGE_DONTFILTER</a>	104
• <a href="#">TAG_CEM_FACE_PACKING</a>	105
• <a href="#">MADD_CONFIG_LOOFF</a>	105
• <a href="#">TAG_CEM_4K_FACE_PACKING</a>	105
• <a href="#">TAG_ENABLE_MMU_PREFETCH</a>	105
• <a href="#">TAG_CEM_64_FACE_PACKING</a>	105
• <a href="#">MCU_PDS_LO_OFF</a>	105
• <a href="#">ROGUE_CR_TPU_BORDER_COLOUR_TABLE_CDM</a>	105
• <a href="#">BORDER_COLOUR_TABLE_ADDRESS</a>	106
• <a href="#">ROGUE_CR_TPU_BORDER_COLOUR_TABLE_PDM</a>	106

• <a href="#">BORDER COLOUR TABLE ADDRESS</a>	106
• <a href="#">ROGUE_CR_TPU_BORDER_COLOUR_TABLE_VDM</a>	106
• <a href="#">BORDER COLOUR TABLE ADDRESS</a>	107
• <a href="#">ROGUE_CR_TPU_CEM_CDM</a>	107
• <a href="#">TAG_CEMGRAD_DONTNEGATE</a>	107
• <a href="#">TAG_CEMEDGE_DONTFILTER</a>	107
• <a href="#">TAG_CEM_FACE_PACKING</a>	107
• <a href="#">TAG_CEM_4K_FACE_PACKING</a>	107
• <a href="#">TAG_CEM_64_FACE_PACKING</a>	108
• <a href="#">ROGUE_CR_TPU_CEM_VDM</a>	108
• <a href="#">TAG_CEMGRAD_DONTNEGATE</a>	108
• <a href="#">TAG_CEMEDGE_DONTFILTER</a>	108
• <a href="#">TAG_CEM_FACE_PACKING</a>	108
• <a href="#">TAG_CEM_4K_FACE_PACKING</a>	108
• <a href="#">TAG_CEM_64_FACE_PACKING</a>	108
• <a href="#">ROGUE_CR_TPU_TAG_CDM_CTRL</a>	108
• <a href="#">YUV_CAM_INVALIDATE</a>	109
• <a href="#">AF_FILTERING_MODE</a>	109
• <a href="#">AF_RATIO_TRUNCATE_TO_HALF</a>	109
• <a href="#">AF_RATIO_TRUNCATE_TO_INTEGER</a>	109
• <a href="#">ROGUE_CR_USC_CLEAR_REGISTER0</a>	109
• <a href="#">VAL</a>	110
• <a href="#">ROGUE_CR_USC_CLEAR_REGISTER1</a>	110
• <a href="#">VAL</a>	110
• <a href="#">ROGUE_CR_USC_CLEAR_REGISTER2</a>	110
• <a href="#">VAL</a>	111
• <a href="#">ROGUE_CR_USC_CLEAR_REGISTER3</a>	111
• <a href="#">VAL</a>	111
• <a href="#">ROGUE_CR_USC_CLEAR_REGISTER4</a>	111
• <a href="#">ROGUE_CR_USC_CLEAR_REGISTER4.VAL</a>	112
• <a href="#">ROGUE_CR_USC_CLEAR_REGISTER5</a>	112
• <a href="#">ROGUE_CR_USC_CLEAR_REGISTER5.VAL</a>	112
• <a href="#">ROGUE_CR_USC_CLEAR_REGISTER6</a>	112
• <a href="#">ROGUE_CR_USC_CLEAR_REGISTER6.VAL</a>	113
• <a href="#">ROGUE_CR_USC_CLEAR_REGISTER7</a>	113
• <a href="#">ROGUE_CR_USC_CLEAR_REGISTER7.VAL</a>	113
• <a href="#">ROGUE_CR_USC_G0</a>	113
• <a href="#">P</a>	114
• <a href="#">ROGUE_CR_USC_G1</a>	114
• <a href="#">P</a>	114
• <a href="#">ID</a>	114
• <a href="#">ROGUE_CR_USC_PIXEL_OUTPUT_CTRL</a>	114
• <a href="#">PIXEL_WIDTH</a>	115
• <a href="#">ENABLE_4TH_PARTITION</a>	115
• <a href="#">PARTITION_MASK</a>	115
• <a href="#">ROGUE_CR_VBS_SO_PRIM0</a>	115
• <a href="#">ID</a>	115
• <a href="#">ROGUE_CR_VBS_SO_PRIM1</a>	116
• <a href="#">ID</a>	116
• <a href="#">ROGUE_CR_VBS_SO_PRIM2</a>	116
• <a href="#">ROGUE_CR_VBS_SO_PRIM3</a>	116
• <a href="#">ID</a>	117
• <a href="#">ROGUE_CR_VDM_BATCH</a>	117
• <a href="#">NUMBER</a>	117
• <a href="#">ROGUE_CR_VDM_CALL_STACK_POINTER</a>	117
• <a href="#">ADDR</a>	118
• <a href="#">ROGUE_CR_VDM_CONTEXT_RESUME_TASK0</a>	118
• <a href="#">PDS_STATE1</a>	119
• <a href="#">PDS_STATE0</a>	119
• <a href="#">ROGUE_CR_VDM_CONTEXT_RESUME_TASK1</a>	119
• <a href="#">PDS_STATE2</a>	119
• <a href="#">ROGUE_CR_VDM_CONTEXT_RESUME_TASK2</a>	119
• <a href="#">STREAM_OUT2</a>	120
• <a href="#">STREAM_OUT1</a>	120
• <a href="#">ROGUE_CR_VDM_CONTEXT_RESUME_TASK3</a>	120
• <a href="#">PDS_STATE1</a>	121
• <a href="#">PDS_STATE0</a>	121
• <a href="#">ROGUE_CR_VDM_CONTEXT_RESUME_TASK4</a>	121
• <a href="#">PDS_STATE2</a>	121
• <a href="#">PDS_STATE1</a>	122
• <a href="#">PDS_STATE0</a>	122
• <a href="#">ROGUE_CR_VDM_CONTEXT_RESUME_TASK4</a>	122
• <a href="#">PDS_STATE2</a>	122
• <a href="#">ROGUE_CR_VDM_CONTEXT_STATE_BASE</a>	122
• <a href="#">ADDR</a>	123
• <a href="#">ROGUE_CR_VDM_CONTEXT_STORE_TASK0</a>	123
• <a href="#">PDS_STATE1</a>	124
• <a href="#">PDS_STATE0</a>	124
• <a href="#">ROGUE_CR_VDM_CONTEXT_STORE_TASK1</a>	124



• <a href="#">PDS_STATE2</a> .....	124
• <a href="#">ROGUE_CR_VDM_CONTEXT_STORE_TASK2</a> .....	124
• <a href="#">STREAM_OUT2</a> .....	125
• <a href="#">STREAM_OUT1</a> .....	125
• <a href="#">ROGUE_CR_VDM_CONTEXT_STORE_TASK3</a> .....	125
• <a href="#">PDS_STATE1</a> .....	126
• <a href="#">PDS_STATE0</a> .....	126
• <a href="#">ROGUE_CR_VDM_CONTEXT_STORE_TASK4</a> .....	126
• <a href="#">PDS_STATE2</a> .....	126
• <a href="#">ROGUE_CR_VDM_CTRL_STREAM_BASE</a> .....	127
• <a href="#">ADDR</a> .....	127
• <a href="#">ROGUE_CR_VDM_DRAW_INDIRECT0</a> .....	127
• <a href="#">PDS_STATE1</a> .....	128
• <a href="#">PDS_STATE0</a> .....	128
• <a href="#">ROGUE_CR_VDM_DRAW_INDIRECT1</a> .....	128
• <a href="#">PDS_STATE2</a> .....	129

# ROGUE\_CR\_BLACKPEARL\_FIX

Size 16

Address: 0x0000f0c8

Access: read-write

Member of groups: blackpearl

15	14	13	12	11	10	9	8
DISABLE ( ) ...							

7	6	5	4	3	2	1	0
DISABLE ( )				ZLS_D24S8_OGL_COMPLIANT_EN ( ) ...			

Name	MSB	LSB	Default
DISABLE	15	1	0
ZLS_D24S8_OGL_COMPLIANT_EN	0	0	0

## DISABLE

Size 15

Used to Disable ECO Fixes

# ROGUE\_CR\_CDM\_CB

Size: 40

Address: 0x000004f0Default: 0

Type: RegisterDirection: read-writeSCOPE: GPGPU

Register banks: cdm\_dv jones

Kick pipeline: compute\_fe

39	38	37	36	35	34	33	32
SIZE ( ) ...							

31	30	29	28	27	26	25	24
SIZE ( ) ...							

23	22	21	20	19	18	17	16
SIZE ( ) ...							

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

SIZE ( ) ...

7	6	5	4	3	2	1	0
SIZE ( )						reserved	

CDM Circular Buffer Size in Dwords.

Name	MSB	LSB	Default	Description	Bank Filter
SIZE	39	2	---	1TB range, 32-bit granular Compute Circular Buffer Size	

## SIZE

Size: 38

Type: Define

ALIGN: 2

1TB range, 32-bit granular Compute Circular Buffer Size

---

## ROGUE\_CR\_CDM\_CB\_BASE

Size: 40

Address: 0x000004e8Default: 0

Type: RegisterDirection: read-writeSCOPE: GPGPU

Register banks: cdm\_dv jones

Kick pipeline: compute\_fe

39	38	37	36	35	34	33	32
ADDR ( ) ...							

31	30	29	28	27	26	25	24
ADDR ( ) ...							

23	22	21	20	19	18	17	16
ADDR ( ) ...							

15	14	13	12	11	10	9	8
ADDR ( ) ...							

7	6	5	4	3	2	1	0
ADDR ( )						reserved	

CDM Circular Buffer Base Address.

Name	MSB	LSB	Default	Description	Bank Filter
ADDR	39	2	---	1TB range, 32-bit aligned Compute Circular Buffer base address	

## ADDR

Size: 38

Type: Define

ALIGN: 2

1TB range, 32-bit aligned Compute Circular Buffer base address.

---

## ROGUE\_CR\_CDM\_CB\_QUEUE


Size: 40

**Address:** 0x000004f8**Default:** 0

**Type:** Register**Direction:** read-write**SCOPE:** GPGPU

**Register banks:** cdm\_dv jones

**Kick pipeline:** global



CDM Circular Buffer Queue Control Base Address.

Name	MSB	LSB	Default	Description	Bank Filter
CTRL_BASE_ADDR	39	7	---	1TB range, 1024-bit aligned Compute Circular Buffer Queue Control Data Structure base address	

# CTRL\_BASE\_ADDR

**Size:** 33

**Type:** Define

**ALIGN:** 7

1TB range, 1024-bit aligned Compute Circular Buffer Queue Control Data Structure base address.


# ROGUE\_CR\_CDM\_CONTEXT\_LOAD\_PDS0

**Size** 64

**Address:** 0x000004d8

**Access:** read-write

**Member of groups:** texas3 tornado hub



23	22	21	20	19	18	17	16
CODE_ADDR (..) ...							

15	14	13	12	11	10	9	8
CODE_ADDR (..) ...							

7	6	5	4	3	2	1	0
CODE_ADDR (..)				reserved			

This register contains the PDS Code and Data Addresses for the Store/Load Program. This program is sent to PDS on Context Store and Context Load.

Name	Type	MSB	LSB	Default
DATA_ADDR	—	63	36	---
CODE_ADDR	—	31	4	---

## DATA\_ADDR

Size 28

PDS Data Address for Store/Load Program, 128-bit aligned

## CODE\_ADDR

Size 28

PDS Code Address for Store/Load Program, 128-bit aligned

## ROGUE\_CR\_CDM\_CONTEXT\_LOAD\_PDS1

Size 30

Address: 0x000004e0

Access: read-write

Member of groups: texas3 tornado hub

31	30	29	28	27	26	25	24
-		PDS_SEQ_DEP (..)	USC_SEQ_DEP (..)	TARGET (..)	UNIFIED_SIZE (..) ...		

23	22	21	20	19	18	17	16
UNIFIED_SIZE (..)				COMMON_SHARED (..)		COMMON_SIZE (..) ...	

15	14	13	12	11	10	9	8
COMMON_SIZE (..)						TEMP_SIZE (..) ...	

7	6	5	4	3	2	1	0
TEMP_SIZE (..)		DATA_SIZE (..)				FENCE (..) ...	

This register contains the PDS Task Data necessary to produce the Store/Load PDS Program Task from CDM to PDS

Name	Type	MSB	LSB	Default
PDS_SEQ_DEP	—	29	29	---
USC_SEQ_DEP	—	28	28	---
TARGET	—	27	27	---
UNIFIED_SIZE	—	26	21	---
COMMON_SHARED	—	20	20	---
COMMON_SIZE	—	19	11	---
TEMP_SIZE	—	10	7	---
DATA_SIZE	—	6	1	---

FENCE	_	0	0	---
-------	---	---	---	-----

**PDS\_SEQ\_DEP**

Size 1

PDS Sequential Dependency

**USC\_SEQ\_DEP**

Size 1

USC Sequential Dependency

**TARGET**

Size 1

USC Target (0=All, 1=Any)

**UNIFIED\_SIZE**

Size 6

Unified Size

**COMMON\_SHARED**

Size 1

PDS Common Store Allocation is Shared Registers

**COMMON\_SIZE**

Size 9

PDS Common Size

**TEMP\_SIZE**

Size 4

PDS Temp Size

**DATA\_SIZE**

Size 6

PDS Data Size

**FENCE**

Size 1

Fence the Task in the PDS/USC - Set on Store, unset on Load

**ROGUE\_CR\_CDM\_CONTEXT\_PDS0**


Size 64

Address: 0x000004a8

Access: read-write

Member of groups: texas3 tornado hub

63	62	61	60	59	58	57	56
DATA_ADDR ( ) ...							



This register contains the PDS Code and Data Addresses for the Store/Load Program. This program is sent to PDS on Context Store and Context Load.

Name	Type	MSB	LSB	Default
DATA_ADDR	—	63	36	---
CODE_ADDR	—	31	4	---

DATA\_ADDR
Size 28

PDS Data Address for Store/Load Program, 128-bit aligned

CODE\_ADDR
Size 28


PDS Code Address for Store/Load Program, 128-bit aligned

ROGUE\_CR\_CDM\_CONTEXT\_PDS1
Size 30

Address: 0x000004b0

Access: read-write

Member of groups: texas3 tornado hub



TEMP_SIZE ( )	DATA_SIZE ( )	FENCE ( ) ...
---------------	---------------	---------------

This register contains the PDS Task Data necessary to produce the Store/Load PDS Program Task from CDM to PDS

Name	Type	MSB	LSB	Default
PDS_SEQ_DEP	_	29	29	---
USC_SEQ_DEP	_	28	28	---
TARGET	_	27	27	---
UNIFIED_SIZE	_	26	21	---
COMMON_SHARED	_	20	20	---
COMMON_SIZE	_	19	11	---
TEMP_SIZE	_	10	7	---
DATA_SIZE	_	6	1	---
FENCE	_	0	0	---

## PDS\_SEQ\_DEP

Size 1

PDS Sequential Dependency

## USC\_SEQ\_DEP

Size 1

USC Sequential Dependency

## TARGET

Size 1

USC Target (0=All, 1=Any)

## UNIFIED\_SIZE

Size 6

Unified Size

## COMMON\_SHARED

Size 1

PDS Common Store Allocation is Shared Registers

## COMMON\_SIZE

Size 9

PDS Common Size

## TEMP\_SIZE

Size 4

PDS Temp Size

## DATA\_SIZE

Size 6

PDS Data Size

# FENCE

Size 1

Fence the Task in the PDS/USC - Set on Store, unset on Load

---

## ROGUE\_CR\_CDM\_CONTEXT\_STATE\_BASE

Size: 48

Address: 0x00000498Default: 0

Type: RegisterDirection: read-writeSCOPE: LLS

Register banks: cdm\_dv jones

Kick pipeline: compute\_fe

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

ADDR (..) ...

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

ADDR (..) ...

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

ADDR (..) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ADDR (..) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ADDR (..) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

ADDR (..) reserved

The base address in external memory of the CDM's context state buffer, to which it will store its snapshot state on a context store and from which it will reload on a context resume.

Name	MSB	LSB	Default	Description	Bank Filter
ADDR	47	7	---	256TB range, 128 byte aligned base address	

## ADDR

Size: 41

Type: Define

ALIGN: 7

256TB range, 128 byte aligned base address

---

## ROGUE\_CR\_CDM\_CTRL\_STREAM\_BASE

Size 40

Address: 0x00000480

Access: read-write

Member of groups: jones tornado hub

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

ADDR (..) ...

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----



ADDR ( ) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ADDR ( ) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ADDR ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

ADDR ( )	reserved
----------	----------

The base address of the Compute Data Master's Input Parameter Control Stream in external memory

Name	Type	MSB	LSB	Default
ADDR	_	39	2	---

## ADDR

Size 38

TB range, 32-bit aligned base address

---

## ROGUE\_CR\_CDM\_ITEM

Size 2

Address: 0x000004c8

Access: read-write

Member of groups: texas3 jones tornado hub

7	6	5	4	3	2	1	0
-	MODE ( ) ...						

This register defines the order in which the CDM will output Work Items within a Work group.

Name	MSB	LSB	Default
MODE	1	0	0

## MODE

Size 2

00 - FORCE\_LINEAR, 01 - RESERVED, 10 - 2D\_MORTON, 11 - 3D\_MORTON

Possible Values:

Name	Value/Range	Info
FORCE_LINEAR	0 [ 0]	Linear ordering
2D_MORTON	2 [ 0x2]	2D Morton ordering
3D_MORTON	3 [ 0x3]	3D Morton ordering

---

## ROGUE\_CR\_CDM\_TERMINATE\_PDS

Size 64

Address: 0x000004b8

Access: read-write

Member of groups: texas3 tornado hub

--	--	--	--	--	--	--	--

63	62	61	60	59	58	57	56
DATA_ADDR ( ) ...							
55	54	53	52	51	50	49	48
DATA_ADDR ( ) ...							
47	46	45	44	43	42	41	40
DATA_ADDR ( ) ...							
39	38	37	36	35	34	33	32
DATA_ADDR ( )				reserved			
31	30	29	28	27	26	25	24
CODE_ADDR ( ) ...							
23	22	21	20	19	18	17	16
CODE_ADDR ( ) ...							
15	14	13	12	11	10	9	8
CODE_ADDR ( ) ...							
7	6	5	4	3	2	1	0
CODE_ADDR ( )				reserved			

This register contains the PDS Code and Data Addresses for the Terminate Program. This program is sent to PDS on Context Store after the Context Store Program

Name	Type	MSB	LSB	Default
DATA_ADDR	—	63	36	---
CODE_ADDR	—	31	4	---

## DATA\_ADDR

Size 28

PDS Data Address for Terminate Program, 128-bit aligned

## CODE\_ADDR

Size 28

PDS Code Address for Terminate Program, 128-bit aligned

## ROGUE\_CR\_CDM\_TERMINATE\_PDS1

Size 30

Address: 0x000004c0

Access: read-write

Member of groups: texas3 tornado hub

31	30	29	28	27	26	25	24
-		PDS_SEQ_DEP ( )		USC_SEQ_DEP ( )	TARGET ( )	UNIFIED_SIZE ( ) ...	
23	22	21	20	19	18	17	16
UNIFIED_SIZE ( )		COMMON_SHARED ( )		COMMON_SIZE ( ) ...			
15	14	13	12	11	10	9	8

COMMON_SIZE ( )	TEMP_SIZE ( ) ...
-----------------	-------------------

7	6	5	4	3	2	1	0
TEMP_SIZE ( )	DATA_SIZE ( )					FENCE ( ) ...	

This register contains the PDS Task Data necessary to produce the Context Store Terminate PDS Program Task from CDM to PDS

Name	Type	MSB	LSB	Default
PDS_SEQ_DEP	—	29	29	---
USC_SEQ_DEP	—	28	28	---
TARGET	—	27	27	---
UNIFIED_SIZE	—	26	21	---
COMMON_SHARED	—	20	20	---
COMMON_SIZE	—	19	11	---
TEMP_SIZE	—	10	7	---
DATA_SIZE	—	6	1	---
FENCE	—	0	0	---

## PDS\_SEQ\_DEP

Size 1

PDS Sequential Dependency

## USC\_SEQ\_DEP

Size 1

USC Sequential Dependency

## TARGET

Size 1

USC Target (0=All, 1=Any)

## UNIFIED\_SIZE

Size 6

Unified Size

## COMMON\_SHARED

Size 1

PDS Common Store Allocation is Shared Registers

## COMMON\_SIZE

Size 9

PDS Common Size

## TEMP\_SIZE

Size 4

PDS Temp Size

## DATA\_SIZE

Size 6

## FENCE

Size 1

Fence the Task in the PDS/USC - Set on Store Terminate

---

## ROGUE\_CR\_COMPUTE\_CLUSTER

Size 32

Address: 0x00000068

Access: read-write

Member of groups: jones tornado

31	30	29	28	27	26	25	24
MASK ( ) ...							

23	22	21	20	19	18	17	16
MASK ( ) ...							

15	14	13	12	11	10	9	8
MASK ( ) ...							

7	6	5	4	3	2	1	0
MASK ( ) ...							

This mask register enables CDM output to the Clusters present in the design. Resets to a single Cluster being driven with Compute Tasks. To enable Compute processing on more USCs, write this register appropriately. The register should only be programmed with a marching 1's pattern; for example in a 4 Cluster configuration the following values are value: 0x1 - USC0 will process Compute Tasks 0x3 - USC0,1 will process Compute Tasks 0x7 - USC0,1,2 will process Compute Tasks 0xF - USC0,1,2,3 will process Compute Tasks. If the system contains more than 4 Clusters, then higher values are valid to enable Compute processing on those Clusters.

Name	MSB	LSB	Default
MASK	31	0	0xffffffff

## MASK

Size 32

A Mask of Clusters enabled for Compute processing. 1 = USC0 only, 3 = USC0&amp;1, 7=USC0,1,2 and 3 etc.

---

## ROGUE\_CR\_EVENT\_PIXEL\_PDS\_CODE

Size: 36

Address: 0x00000618Default: 0

Type: RegisterDirection: read-writeSCOPE: 3D

Register banks: texas

Kick pipeline: global

39	38	37	36	35	34	33	32
-				reserved			

31	30	29	28	27	26	25	24
ADDR ( ) ...							

23	22	21	20	19	18	17	16
ADDR ( ) ...							

15	14	13	12	11	10	9	8
ADDR (..) ...							

7	6	5	4	3	2	1	0
ADDR (..)				reserved			

Name	MSB	LSB	Default	Description	Bank Filter
ADDR	31	4	---	PDS Code segment address for pixel event (control) tasks (Positioned as a byte address, 128 bit granularity), 4 GB Range	

## ADDR

**Size:** 28

**Type:** Define

**ALIGN:** 4

PDS Code segment address for pixel event (control) tasks (Positioned as a byte address, 128 bit granularity), 4 GB Range

## ROGUE\_CR\_EVENT\_PIXEL\_PDS\_DATA

**Size:** 36

**Address:** 0x00000620**Default:** 0

**Type:** Register**Direction:** read-write**SCOPE:** 3D

**Register banks:** texas

**Kick pipeline:** global

39	38	37	36	35	34	33	32
-				reserved			

31	30	29	28	27	26	25	24
ADDR (..) ...							

23	22	21	20	19	18	17	16
ADDR (..) ...							

15	14	13	12	11	10	9	8
ADDR (..) ...							

7	6	5	4	3	2	1	0
ADDR (..)				reserved			

Name	MSB	LSB	Default	Description	Bank Filter
ADDR	31	4	---	PDS Data segment (constant) address for pixel event (control) tasks (Positioned as a byte address, 128 bit granularity), 4 GB Range	

## ADDR

**Size:** 28

**Type:** Define

**ALIGN:** 4

PDS Data segment (constant) address for pixel event (control) tasks (Positioned as a byte address, 128 bit granularity), 4 GB Range

---

## ROGUE\_CR\_EVENT\_PIXEL\_PDS\_INFO

**Size:** 32

**Address:** 0x00000628**Default:** 0

**Type:** Register**Direction:** read-write**SCOPE:** 3D

**Register banks:** texas

**Kick pipeline:** global

31	30	29	28	27	26	25	24
PDS_SHAREDSIZE (␣)				reserved			

23	22	21	20	19	18	17	16
reserved		PDS_TEMPSIZE (␣)				reserved	

15	14	13	12	11	10	9	8
reserved							

7	6	5	4	3	2	1	0
reserved		USC_SHAREDSIZE (␣) ...					

Name	MSB	LSB	Default	Description	Bank Filter
PDS_SHAR EDSIZE	31	27	---	PDS constant data segment size for pixel event (control) tasks in units of 4 DWORDs.	
PDS_TEMP SIZE	21	17	---	PDS temp segment size in units of 2 DWORDs for pixel event (control). Data Size + (Temp Size * Max Insatnces Per Task) < 288 32 bit words. Max instances for pixel event (control) tasks is 1.	
USC_SHAR EDSIZE	6	0	---	USC Shared Store allocation size in units of 64 DWORDs for pixel event (control) tasks.	

## PDS\_SHAREDSIZE

**Size:** 5

**Type:** Define

**ALIGN:** 2

PDS constant data segment size for pixel event (control) tasks in units of 4 DWORDs.

## PDS\_TEMPSIZE

**Size:** 5

**Type:** Define

**ALIGN:** 1

PDS temp segment size in units of 2 DWORDs for pixel event (control). Data Size + (Temp Size \* Max Insatnces Per Task) < 288 32 bit words. Max instances for pixel event (control) tasks is 1.

## USC\_SHAREDSIZE

**Size:** 7

**Type:** Define

**ALIGN:** 6

USC Shared Store allocation size in units of 64 DWORDs for pixel event (control) tasks.

---

## ROGUE\_CR\_EVENT\_TDM\_PDS\_CODE


**Size:** 36

**Address:** 0x00000900**Default:** 0

**Type:** Register**Direction:** read-write**SCOPE:** 2D

**Register banks:** pds\_dv texas

**Kick pipeline:** two\_d\_be



PDS code segment address for 2D End-of-Tile event shader.

Name	MSB	LSB	Default	Description	Bank Filter
ADDR	31	4	---	PDS Code segment address for TDM event (control) tasks (Positioned as a byte address, 128 bit granularity), 4 GB Range	

**ADDR**  
**Size:** 28

**Type:** Define

**ALIGN:** 4

PDS Code segment address for TDM event (control) tasks (Positioned as a byte address, 128 bit granularity), 4 GB Range


**ROGUE\_CR\_EVENT\_TDM\_PDS\_DATA**  
**Size:** 36

**Address:** 0x00000908**Default:** 0

**Type:** Register**Direction:** read-write**SCOPE:** 2D

**Register banks:** pds\_dv texas

**Kick pipeline:** two\_d\_be



7	6	5	4	3	2	1	0
ADDR ( )				reserved			

Name	MSB	LSB	Default	Description	Bank Filter
ADDR	31	4	---	PDS Data segment (constant) address for TDM event (control) tasks (Positioned as a byte address, 128 bit granularity), 4 GB Range	

## ADDR

**Size:** 28

**Type:** Define

**ALIGN:** 4

PDS Data segment (constant) address for TDM event (control) tasks (Positioned as a byte address, 128 bit granularity), 4 GB Range

## ROGUE\_CR\_EVENT\_TDM\_PDS\_INFO

**Size:** 32

**Address:** 0x00000910**Default:** 0

**Type:** Register**Direction:** read-write**SCOPE:** 2D

**Register banks:** pds\_dv texas

**Kick pipeline:** two\_d\_be

31	30	29	28	27	26	25	24
PDS_SHAREDSIZE ( )				reserved			

23	22	21	20	19	18	17	16
reserved		PDS_TEMP SIZE ( )				reserved	

15	14	13	12	11	10	9	8
reserved							

7	6	5	4	3	2	1	0
reserved		USC_SHAREDSIZE ( ) ...					

Name	MSB	LSB	Default	Description	Bank Filter
PDS_SHAR EDSIZE	31	27	---	PDS constant data segment size for TDM event (control) tasks in units of 4 DWORDs.	
PDS_TEMP SIZE	21	17	---	PDS temp segment size in units of 2 DWORDs for TDM event (control) tasks. Data Size + (Temp Size * Max Insatnces Per Task) < 288 32 bit words. Max instances for pixel event tasks is 1.	
USC_SHAR EDSIZE	6	0	---	USC Shared Store allocation size in units of 64 DWORDs for TDM event (control) tasks.	

## PDS\_SHAREDSIZE

**Size:** 5

**Type:** Define

**ALIGN:** 2

PDS constant data segment size for TDM event (control) tasks in units of 4 DWORDs.

## PDS\_TEMP SIZE

**Size:** 5



**Type:** Define

**ALIGN:** 1

PDS temp segment size in units of 2 DWORDs for TDM event (control) tasks. Data Size + (Temp Size \* Max Insatnces Per Task) < 288 32 bit words.  
Max instances for pixel event tasks is 1.

## USC\_SHAREDSize

**Size:** 7

**Type:** Define

**ALIGN:** 6

USC Shared Store allocation size in units of 64 DWORDs for TDM event (control) tasks.

---

## ROGUE\_CR\_FB\_CDC\_ZLS

**Size** 43

**Address:** 0x00001710

**Access:** read-write

**Member of groups:** blackpearl texas bfpmcache

47	46	45	44	43	42	41	40
-				reserved		FBDC_STENCIL_FMT (..) ...	

39	38	37	36	35	34	33	32
FBDC_STENCIL_FMT (..)				FBDC_DEPTH_FMT (..) ...			

31	30	29	28	27	26	25	24
FBDC_DEPTH_FMT (..)				FBC_NUM_TILES (..) ...			

23	22	21	20	19	18	17	16
FBC_NUM_TILES (..) ...							

15	14	13	12	11	10	9	8
FBC_NUM_TILES (..) ...							

7	6	5	4	3	2	1	0
FBC_NUM_TILES (..)		reserved		FBC_IADDR (..)		FBDC_IADDR (..) ...	

Framebuffer Compression/Decompression configuration register for ZLS access

Name	MSB	LSB	Default
FBDC_STENCIL_FMT	40	34	0
FBDC_DEPTH_FMT	33	27	0x12
FBC_NUM_TILES	26	4	---
FBC_IADDR	1	1	---
FBDC_IADDR	0	0	---

## FBDC\_IADDR

**Size** 1

FBDC Addressing mode 0 = direct ; 1 = indirect

## FBC\_IADDR

**Size** 1

FBC Addressing mode 0 = direct ; 1 = indirect

## FBC\_NUM\_TILES

Size 23

FBC ZLS number of compressor tiles in surface, in granularity of 8x8x32dwords

## FBDC\_DEPTH\_FMT

Size 7

ZLS pixel format to use for depth, default F32

## FBDC\_STENCIL\_FMT

Size 7

ZLS pixel format to use for stencil, default U8

---

## ROGUE\_CR\_FB\_MEM\_REGION0

Size 57

Address: 0x00001610

Access: read-write

Member of groups: sidekick

63	62	61	60	59	58	57	56	
-							NUM_TILES ( ) ...	

55		54		53		52		51		50		49		48
NUM_TILES ( ) ...														

47	46	45	44	43	42	41	40
NUM_TILES ( ) ...							

39	38	37	36	35	34	33		32
NUM_TILES ( )						BASE_ADDRESS ( ) ...		

31	30	29	28	27	26	25	24
BASE_ADDRESS ( ) ...							

23	22	21	20	19	18	17	16
BASE_ADDRESS ( ) ...							

15	14	13	12	11	10	9	8
BASE_ADDRESS ( ) ...							

7	6	5	4	3	2	1	0
BASE_ADDRESS ( ) ...							

Framebuffer Compression/Decompression memory regions for Host and TLA accesses

Name	MSB	LSB	Default
NUM_TILES	56	34	---
BASE_ADDRESS	33	0	---

# BASE\_ADDRESS

Size 34

Base address of this memory region in 512bit granularity

# NUM\_TILES

Size 23

The number of compressor tiles to be used in this memory region

# ROGUE\_CR\_FB\_MEM\_REGION1

Size 57

Address: 0x00001618

Access: read-write

Member of groups: sidekick

63	62	61	60	59	58	57	56	
-							NUM_TILES ( ) ...	

55	54	53	52	51	50	49	48
NUM_TILES ( ) ...							

47	46	45	44	43	42	41	40
NUM_TILES ( ) ...							

39	38	37	36	35	34	33		32
NUM_TILES ( )						BASE_ADDRESS ( ) ...		

31	30	29	28	27	26	25	24
BASE_ADDRESS ( ) ...							

23	22	21	20	19	18	17	16
BASE_ADDRESS ( ) ...							

15	14	13	12	11	10	9	8
BASE_ADDRESS ( ) ...							

7	6	5	4	3	2	1	0
BASE_ADDRESS ( ) ...							

Framebuffer Compression/Decompression memory regions for Host and TLA accesses

Name	MSB	LSB	Default
NUM_TILES	56	34	---
BASE_ADDRESS	33	0	---

# BASE\_ADDRESS

Size 34

Base address of this memory region in 512bit granularity

# NUM\_TILES

Size 23

The number of compressor tiles to be used in this memory region

# ROGUE\_CR\_FB\_MEM\_REGION\_CTRL0

Size 47

Address: 0x00001690

Access: read-write

Member of groups: sidekick

47	46	45	44	43	42	41	40
-	PORT ( _ )	ACTIVE ( _ )	SLC_NOLINEFILL ( _ )	SLC_POLICY ( _ )	TLCACHE_POLICY ( _ )	COR_COLOUR_ENABLE ( _ )	

39	38	37	36	35	34	33	32
IADDR ( _ )	DIMY ( _ ) ...						

31	30	29	28	27	26	25	24
DIMY ( _ )						DIMX ( _ ) ...	

23	22	21	20	19	18	17	16
DIMX ( _ ) ...							

15	14	13	12	11	10	9	8
DIMX ( _ )				MEML ( _ )	DM ( _ )	TILE_TYPE ( _ )	

7	6	5	4	3	2	1	0
FMT ( _ )						MODE ( _ ) ...	

Framebuffer Compression/Decompression memory regions for Host and TLA accesses

Name	MSB	LSB	Default
PORT	46	46	0
ACTIVE	45	45	0
SLC_NOLINEFILL	44	44	---
SLC_POLICY	43	42	---
TLCACHE_POLICY	41	41	---
COR_COLOUR_ENABLE	40	40	---
IADDR	39	39	---
DIMY	38	25	---
DIMX	24	12	---
MEML	11	11	---
DM	10	9	---
TILE_TYPE	8	8	---
FMT	7	1	---
MODE	0	0	0

## MODE

Size 1

Defines if this memory region maps to BIF or FBC/FBDC access; 0 = BIF, 1 = FBC/FBDC

## FMT

Size 7

The pixel format to be used in this memory region

## **TILE\_TYPE**

Size 1

Compressor tile type 0 = 8x8 pixels, 1 = 16x4 pixels

## **DM**

Size 2

Data master to be used for this memory region 00 = TA/Vertex 01 = 3D/Pixel 10 = Compute 11 = Data Master of Requester If the memory region is being accessed by the TLA the data master is set to the TLA data master If the memory region is being accessed by the Host the data master is set to the Host data master

## **MEML**

Size 1

Surface Memory layout for this memory region 0=linear, 1=twiddled

## **DIMX**

Size 13

Surface width in terms of TILE\_TYPE for this memory region

## **DIMY**

Size 14

Surface height in terms of TILE\_TYPE for this memory region

## **IADDR**

Size 1

Direct/Indirect Addressing: 1=indirect, 0=direct

## **COR\_COLOUR\_ENABLE**

Size 1

Correlation Colour Enable 0=off, 1=on

## **TLCACHE\_POLICY**

Size 1

Tile cache Policy: 1=no line fill on miss, 0=line fill on miss

## **SLC\_POLICY**

Size 2

SLC cache Policy: 00=Bypass , 01=Write Back , 10 =Write Through , 11=Cached Read

## **SLC\_NOLINEFILL**

Size 1

SLC cache no line fill Policy: 0= line fill on miss , 1=no line fill on miss

## **ACTIVE**

Size 1

Defines if this memory region is active or not, default to INACTIVE. Used in conjunction with MODE field to define if a memory region maps to BIF or FBC /FBDC access. If active, then this region base address is used to check if an access is for the BIF or for the FBC/FBDC. If all the region registers are INACTIVE, then an access defaults to BIF.

## PORT

Size 1

Defines if this memory region is to be used by the TLA or Host port. 0 = TLA Port 1 = Host Port

## ROGUE\_CR\_FB\_MEM\_REGION\_CTRL1

Size 47

Address: 0x00001698

Access: read-write

Member of groups: sidekick

47	46	45	44	43	42	41	40
-	PORT ( )	ACTIVE ( )	SLC_NOLINEFILL ( )	SLC_POLICY ( )	TLCACHE_POLICY ( )	COR_COLOUR_ENABLE ( )	

39	38	37	36	35	34	33	32
IADDR ( )	DIMY ( ) ...						

31	30	29	28	27	26	25	24
DIMY ( )						DIMX ( ) ...	

23	22	21	20	19	18	17	16
DIMX ( ) ...							

15	14	13	12	11	10	9	8
DIMX ( )			MEML ( )		DM ( )	TILE_TYPE ( )	

7	6	5	4	3	2	1	0
FMT ( )						MODE ( ) ...	

Framebuffer Compression/Decompression memory regions for Host and TLA accesses

Name	MSB	LSB	Default
PORT	46	46	0
ACTIVE	45	45	0
SLC_NOLINEFILL	44	44	---
SLC_POLICY	43	42	---
TLCACHE_POLICY	41	41	---
COR_COLOUR_ENABLE	40	40	---
IADDR	39	39	---
DIMY	38	25	---
DIMX	24	12	---
MEML	11	11	---
DM	10	9	---
TILE_TYPE	8	8	---
FMT	7	1	---
MODE	0	0	0

## MODE

Size 1

Defines if this memory region maps to BIF or FBC/FBDC access; 0 = BIF, 1 = FBC/FBDC

## FMT

Size 7

The pixel format to be used in this memory region

## TILE\_TYPE

Size 1

Compressor tile type 0 = 8x8 pixels, 1 = 16x4 pixels

## DM

Size 2

Data master to be used for this memory region 00 = TA/Vertex 01 = 3D/Pixel 10 = Compute 11 = Data Master of Requester If the memory region is being accessed by the TLA the data master is set to the TLA data master If the memory region is being accessed by the Host the data master is set to the Host data master

## MEML

Size 1

Surface Memory layout for this memory region 0=linear, 1=twiddled

## DIMX

Size 13

Surface width in terms of TILE\_TYPE for this memory region

## DIMY

Size 14

Surface height in terms of TILE\_TYPE for this memory region

## IADDR

Size 1

Direct/Indirect Addressing: 1=indirect, 0=direct

## COR\_COLOUR\_ENABLE

Size 1

Correlation Colour Enable 0=off, 1=on

## TLCACHE\_POLICY

Size 1

Tile cache Policy: 1=no line fill on miss, 0=line fill on miss

## SLC\_POLICY

Size 2

SLC cache Policy: 00=Bypass , 01=Write Back , 10 =Write Through , 11=Cached Read

## SLC\_NOLINEFILL

Size 1

SLC cache no line fill Policy: 0= line fill on miss , 1=no line fill on miss

## ACTIVE

Size 1

Defines if this memory region is active or not, default to INACTIVE. Used in conjunction with MODE field to define if a memory region maps to BIF or FBC/FBDC access. If active, then this region base address is used to check if an access is for the BIF or for the FBC/FBDC. If all the region registers are INACTIVE, then an access defaults to BIF.

## PORT

Size 1

Defines if this memory region is to be used by the TLA or Host port. 0 = TLA Port 1 = Host Port

---

## ROGUE\_CR\_FRAG\_SCREEN

Size: 31

Address: 0x00003e40Default: 0

Type: RegisterDirection: read-writeSCOPE: 3D

Register banks: idec\_dv ipp\_dv jones isp

Kick pipeline: global

31	30	29	28	27	26	25	24
-	YMAX (..) ...						

23	22	21	20	19	18	17	16
YMAX (..)							

15	14	13	12	11	10	9	8
reserved	XMAX (..) ...						

7	6	5	4	3	2	1	0
XMAX (..) ...							

Define the screen size for fragment processing. Pixels on the screen are numbered (0,0) top left, to (XMAX,YMAX) bottom right.

Name	MSB	LSB	Default	Description	Bank Filter
YMAX	30	16	---	Maximum pixel number in y dimension on screen. Screen height in pixels is YMAX+1. 16K x 16K is the max screen size. I.e. 2^14, bit 15 is always written as 0.	
XMAX	14	0	---	Maximum pixel number in x dimension on screen. Screen width in pixels is XMAX+1. 16K x 16K is the max screen size. I.e. 2^14, bit 15 is always written as 0.	

## YMAX

Size: 15

Type: Define

Maximum pixel number in y dimension on screen. Screen height in pixels is YMAX+1. 16K x 16K is the max screen size. I.e. 2^14, bit 15 is always written as 0.

## XMAX

Size: 15



**Type:** Define

Maximum pixel number in x dimension on screen. Screen width in pixels is XMAX+1. 16K x 16K is the max screen size. I.e. 2<sup>14</sup>, bit 15 is always written as 0.

---

## ROGUE\_CR\_ISP\_AA

**Size** 2

**Address:** 0x00000f30

**Access:** read-write

**Member of groups:** texas3 pbe texas sidekick hub usc bifpmcache blackpearl rasterisation

7	6	5	4	3	2	1	0
-						MODE (MODE_TYPE) ... = AA_NONE	

Controls whether anti-aliasing is enabled or disabled

Name	Type	MSB	LSB	Default
MODE	MODE_TYPE	1	0	AA_NONE [ 0]

## MODE\_TYPE

**Size** 2

**Possible Values:**

Name	Value/Range	Info
AA_NONE	0 [ 0]	enable no anti-aliasing
AA_2X	1 [ 0x1]	enable 2x anti-aliasing
AA_4X	2 [ 0x2]	enable 4x anti-aliasing
AA_8X	3 [ 0x3]	enable 8x anti-aliasing

---

## ROGUE\_CR\_ISP\_BGOBJDEPTH

**Size:** 32

**Address:** 0x00000fc8**Default:** 0

**Type:** Register**Direction:** read-write**SCOPE:** 3D

**Register banks:** isp\_dv isp

**Kick pipeline:** frag\_be

31	30	29	28	27	26	25	24
VALUE (..) ...							

23	22	21	20	19	18	17	16
VALUE (..) ...							

15	14	13	12	11	10	9	8
VALUE (..) ...							

7	6	5	4	3	2	1	0
VALUE (..) ...							

The ISP operates by comparing depth values of incoming objects with the results of previous depth compares, in order to make sure there are no uninitialised values at the start of the tile or to cover pixels where there are no objects in the scene a default background object is configured under register control. This register provides the floating point depth value for the hardware background object.

Name	MSB	LSB	Default	Description	Bank Filter
------	-----	-----	---------	-------------	-------------

VALUE	31	0	---	Note, the format in this register has to be consistent with the format defined by ZLS_STORE_FORMAT register. If depth buffer is F32, then the value here should be IEEE 754 single precision floating point. If depth buffer is INT24/INT16, then the value here should be UNORM24/UNORM16 format as well. Out of Range value will cause un-defined behavior.
-------	----	---	-----	---

## VALUE

**Size:** 32

**Type:** Define

Note, the format in this register has to be consistent with the format defined by ZLS\_STORE\_FORMAT register. If depth buffer is F32, then the value here should be IEEE 754 single precision floating point. If depth buffer is INT24/INT16, then the value here should be UNORM24/UNORM16 format as well. Out of Range value will cause un-defined behavior.

## ROGUE\_CR\_ISP\_BGOBJVALS

**Size:** 10

**Address:** 0x00000fd0 **Default:** 0

**Type:** Register **Direction:** read-write **SCOPE:** 3D

**Register banks:** isp\_be\_dv isp\_dv isp

**Kick pipeline:** frag\_be

15	14	13	12	11	10	9	8
-	-	-	-	-	-	ENABLEBGTAG (1)	reserved

7	6	5	4	3	2	1	0
STENCIL (1) ...							

This register provides enable, mask and stencil information for the hardware background object.

Name	MSB	LSB	Default	Description	Bank Filter
ENABLEBGTAG	9	9	---	When set to 1, at the start of each tile the ISP tag buffer is initialised with the background object tag (default = 1)	
STENCIL	7	0	---	Hardware background object stencil	

## ENABLEBGTAG

**Size:** 1

**Type:** Define

When set to 1, at the start of each tile the ISP tag buffer is initialised with the background object tag (default = 1)

## STENCIL

**Size:** 8

**Type:** Define

Hardware background object stencil

## ROGUE\_CR\_ISP\_CTL



This description is for XE cores. For XT cores the fields in the register are different.

**Size** 32

**Address:** 0x00000f38

**Access:** read-write

### Member of groups: tornado blackpearl rasterisation

31	30	29	28	27	26	25	24
SKIP_INIT_HDRS ( _ )	reserved	PAIR_TILES_VERT ( _ )	PAIR_TILES ( _ )	reserved			

23	22	21	20	19	18	17	16
reserved	DBIAS_IS_INT ( _ )	OVERLAP_CHECK_MODE ( _ )	PT_UPFRONT_DEPTH_DISABLE ( _ )	PROCESS_EMPTY_TILES ( _ )	SAMPLE_POS ( _ )		

15	14	13	12	11	10	9	8
PIPE_ENABLE (PIPE_NUM) = PIPE_ONE	reserved	VALID_ID ( _ ) ...					

7	6	5	4	3	2	1	0
VALID_ID ( _ )	UPASS_START ( _ ) ...						

ISP control register. This register contains the PIPE\_NUM field which controls the number of tiles in flight within the IPP and IPF. The values to which this register should be set are dependent on not only the number of tiles in flight that are desired, but also the version of the architecture in use. For REL 1,2 Cores, this register can be programmed to values of 0x0-0x2 inclusive enabling 1,2 and 3 tiles in flight for the single ISP in the system. In this system the IPP and IPF are both present in the same layout block. For REL 3,7 Cores, the IPP module is remote from the ISP module as the ISP belongs to the scalable elements in the design. A Cluster Group refers to the 4 USCs in a Phantom Block, which also contains an ISP. 1 Cluster Group = 1 IPP, and 1 ISP, 2 Cluster Groups = 1 IPP and 2 ISPs. The IPP module is configured using the register, and the tiles are split between them via the LSB of the Pipe Identifier. When 2 Cluster Groups (6 or 8 USC clusters) are present, as the value of PIPE\_NUM is increased, the tile in flight are spread equally between ISP0 and ISP1, as below 0x0: - ISP0 (1 tile in flight) - ISP1 (Not Used - IDLE Pipe) 0x1: - ISP0 (1 tile in flight) - ISP1 (1 tile in flight) 0x2: - ISP0 (2 tiles in flight) - ISP1 (1 tile in flight) 0x3: - ISP0 (2 tiles in flight) - ISP1 (2 tiles in flight) 0x4: - ISP0 (3 tiles in flight) - ISP1 (2 tiles in flight) 0x5: - ISP0 (3 tiles in flight) - ISP1 (3 tiles in flight) 0x6: - ISP0 (4 tiles in flight) - ISP1 (3 tiles in flight) 0x7: - ISP0 (4 tiles in flight) - ISP1 (4 tiles in flight) Value of 0,2,4,6 should never be use on a 8 USC system, as they result in internal GPU imbalance. When 1 Cluster Group is present (1,2,4 USC clusters) , as the value of PIPE\_NUM is increased, the tiles in flight will increase every power of 2, since ISP1 is not present. 0x0: - ISP0 (1 tile in flight) 0x2: - ISP0 (2 tiles in flight) 0x4: - ISP0 (3 tiles in flight) 0x6: - ISP0 (4 tiles in flight) A value which is higher than the number of IPF pipelines will result in the maximum number of pipelines being used. However, the number of pipelines being used should always be less than or equal to the number of tiles which the USC is able to concurrently process (i.e. the number of partitions). In a 4 or 8 cluster system there is 1 partition per tile. In a 2 cluster system there are 2 partitions per tile and in a 1 cluster system there are 4 partitions per tile. Effectively this means this register should be programmed according to the number of partitions available in the USC. NUM\_TILES\_PER\_USC: 00 : 1 tile 01 : 2 tiles in the flight per usc cluster enabled 11 : 2 tiles in the flight per usc cluster enabled

Name	Type	MSB	LSB	Default
SKIP_INIT_HDRS	_	31	31	0
PAIR_TILES_VERT	_	28	28	0
PAIR_TILES	_	27	27	0
DBIAS_IS_INT	_	20	20	0
OVERLAP_CHECK_MODE	_	19	19	0
PT_UPFRONT_DEPTH_DISABLE	_	18	18	0
PROCESS_EMPTY_TILES	_	17	17	0
SAMPLE_POS	_	16	16	---
PIPE_ENABLE	PIPE_NUM	15	12	PIPE_ONE [ 0 ]
VALID_ID	_	9	4	---
UPASS_START	_	3	0	---

## PIPE\_NUM

Size 4

### Possible Values:

Name	Value/Range	Info
PIPE_ONE	0 [ 0 ]	Rel 1,2: 1 Tile In Flight, others 1 tile-in-flight, for 1 cluster group
PIPE_TWO	1 [ 0x1 ]	Rel 1,2: 2 Tiles In Flight, others 1 tile-in-flight, for 2 cluster group
PIPE_THREE	2 [ 0x2 ]	Rel 1,2: 3 Tiles In Flight, others 2 tiles-in-flight, for 1 cluster group
PIPE_FOUR	3 [ 0x3 ]	2 tiles-in-flight, for 2 cluster group
PIPE_FIVE	4 [ 0x4 ]	3 tiles-in-flight, for 1 cluster group
PIPE_SIX	5 [ 0x5 ]	3 tiles-in-flight, for 2 cluster group

PIPE_SEVEN	6 [ 0x6]	4 tiles-in-flight, for 1 cluster group
PIPE_EIGHT	7 [ 0x7]	4 tiles-in-flight, for 2 cluster group
PIPE_NINE	8 [ 0x8]	5 tiles-in-flight, for 1 cluster group
PIPE_TEN	9 [ 0x9]	5 tiles-in-flight, for 2 cluster group
PIPE_ELEVEN	10 [ 0xa]	6 tiles-in-flight, for 1 cluster group
PIPE_TWELVE	11 [ 0xb]	6 tiles-in-flight, for 2 cluster group
PIPE_THIRTEEN	12 [ 0xc]	7 tiles-in-flight, for 1 cluster group
PIPE_FOURTEEN	13 [ 0xd]	7 tiles-in-flight, for 2 cluster group
PIPE_FIFTEEN	14 [ 0xe]	8 tiles-in-flight, for 1 cluster group
PIPE_SIXTEEN	15 [ 0xf]	8 tiles-in-flight, for 2 cluster group

## SKIP\_INIT\_HDRS

Size 1

Used to enable skipping of initial region headers based on gpu offset '0': reads all region headers and discards the ones not needed. '1': skip reading of region headers based on gpu offset

## PAIR\_TILES\_VERT

Size 1

If set, causes IPF to pair tiles vertically within its pipeline.

## PAIR\_TILES

Size 1

If set, causes IPF to pair tiles within its pipeline.

## DBIAS\_IS\_INT

Size 1

When set, depth bias value is a signed integer

## OVERLAP\_CHECK\_MODE

Size 1

0 - different samples for the same pixel will be sent to different pass groups for translucent objects (pixel to pixel overlap test) 1 - different samples for the same pixel will be sent as the same pass group (sample to sample overlap test)

## PT\_UPFRONT\_DEPTH\_DISABLE

Size 1

When set, disable UPFRONT depth test in the Depthsorter

## PROCESS\_EMPTY\_TILES

Size 1

When set empty tiles are always processed rather than being suppressed

## SAMPLE\_POS

Size 1

Specifies the sampling rule to be used when calculating the endpoint adjustment for thin lines

# VALID\_ID

Size 6

Triangle validation value

# UPASS\_START

Size 4

User pass start value

---

# ROGUE\_CR\_ISP\_DBIAS\_BASE

Size 40

Address: 0x00000fb8

Access: read-write

Member of groups: blackpearl rasterisation

39	38	37	36	35	34	33	32
ADDR (..) ...							

31	30	29	28	27	26	25	24
ADDR (..) ...							

23	22	21	20	19	18	17	16
ADDR (..) ...							

15	14	13	12	11	10	9	8
ADDR (..) ...							

7	6	5	4	3	2	1	0
ADDR (..)						reserved	

Name	Type	MSB	LSB	Default
ADDR	—	39	2	---

# ADDR

Size 38

1TB range, 32-bit aligned base address

---

# ROGUE\_CR\_ISP\_MTILE\_SIZE

Size 28

Address: 0x00000f18

Access: read-write

Member of groups: jones tornado blackpearl rasterisation

31	30	29	28	27	26	25	24
-				reserved		X (..) ...	

23	22	21	20	19	18	17	16
X (..)							

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

reserved Y ( ) ...

7 6 5 4 3 2 1 0

Y ( ) ...

Name	Type	MSB	LSB	Default
X	—	25	16	---
Y	—	9	0	---

# X

Size 10

Macrotile width, in tiles. A value of zero corresponds to the maximum size

# Y

Size 10

Macrotile height, in tiles. A value of zero corresponds to the maximum size

---

## ROGUE\_CR\_ISP\_MTILE\_BASE

Size 40

Address: 0x00000f20

Access: read-write

Member of groups: jones tornado blackpearl rasterisation

39 38 37 36 35 34 33 32

ADDR ( ) ...

31 30 29 28 27 26 25 24

ADDR ( ) ...

23 22 21 20 19 18 17 16

ADDR ( ) ...

15 14 13 12 11 10 9 8

ADDR ( ) ...

7 6 5 4 3 2 1 0

ADDR ( ) reserved

Name	Type	MSB	LSB	Default
ADDR	—	39	2	---

# ADDR

Size 38

1TB range, 32-bit aligned base address

---

## ROGUE\_CR\_ISP\_OCLQRY\_BASE

Size 40

Address: 0x00000fc0

Access: read-write

Member of groups: blackpearl rasterisation

39	38	37	36	35	34	33	32
ADDR (..) ...							

31	30	29	28	27	26	25	24
ADDR (..) ...							

23	22	21	20	19	18	17	16
ADDR (..) ...							

15	14	13	12	11	10	9	8
ADDR (..) ...							

7	6	5	4	3	2	1	0
ADDR (..)				reserved			

Base address for occlusion query counter values. For multiple phantom system, base address could be set differently and driver needs to sum up the result from different phantoms which have same occlusion query index.

Name	Type	MSB	LSB	Default
ADDR	—	39	4	---

## ADDR

Size 36

1TB range, 128-bit aligned base address

---

## ROGUE\_CR\_ISP\_RENDER

Size 9

Address: 0x00000f08

Access: read-write

Member of groups: texas jones tornado bifpmcache blackpearl rasterisation

15	14	13	12	11	10	9	8
-							
FAST_RENDER_FORCE_PROTECT (..)							

7	6	5	4	3	2	1	0
PROCESS_PROTECTED_TILES (..)	PROCESS_UNPROTECTED_TILES (..)	DISABLE_EOMT (..)	RESUME (..)	DIR (DIR_TYPE) = TL2BR	MODE (MODE_TYPE) ... = NORM		

Controls the render

Name	Type	MSB	LSB	Default
FAST_RENDER_FORCE_PROTECT	—	8	8	0
PROCESS_PROTECTED_TILES	—	7	7	0
PROCESS_UNPROTECTED_TILES	—	6	6	0
DISABLE_EOMT	—	5	5	0
RESUME	—	4	4	---
DIR	DIR_TYPE	3	2	TL2BR [ 0]
MODE	MODE_TYPE	1	0	NORM [ 0]

## DIR\_TYPE

Size 2

**Possible Values:**

Name	Value/Range	Info
TL2BR	0 [ 0]	Top-left to bottom-right
TR2BL	1 [ 0x1]	Top-right to bottom-left
BL2TR	2 [ 0x2]	Bottom-left to top-right
BR2TL	3 [ 0x3]	Bottom-right to top-left

## MODE\_TYPE

Size 2

**Possible Values:**

Name	Value/Range	Info
NORM	0 [ 0]	Normal render
FAST_2D	2 [ 0x2]	Fast 2D render
FAST_SCALE	3 [ 0x3]	Fast scale render

## FAST\_RENDER\_FORCE\_PROTECT

Size 1

When set, all tiles to be rasterised are marked as protected

## PROCESS\_PROTECTED\_TILES

Size 1

When set, protected tiles are processed

## PROCESS\_UNPROTECTED\_TILES

Size 1

When set, unprotected tiles are processed

## DISABLE\_EOMT

Size 1

Prevent End-of-Macro-Tile flags being sent to ISP

## RESUME

Size 1

Render resume

---

## ROGUE\_CR\_ISP\_RENDER\_ORIGIN

Size 26

Address: 0x00000f10


Access: read-write

Member of groups: jones tornado blackpearl rasterisation

31	30	29	28	27	26	25	24
-						X (.) ...	







This register defines the top-left tile coordinate for the render.

Name	Type	MSB	LSB	Default
X	—	25	16	---
Y	—	9	0	---

## X

Size 10

X coordinate, in tiles

## Y

Size 10

Y coordinate, in tiles


# ROGUE\_CR\_ISP\_RGN

Size 30

Address: 0x00000f28

Access: read-write

Member of groups: rasterisation



This register defines the sizes of the allocations of the simple internal parameter data.

Name	Type	MSB	LSB	Default
CS_SIZE	—	28	24	0x1f
SIZE	—	23	0	---

## CS\_SIZE

Size 5

Number of primitive headers in the control stream for a fast 2D render. If the number of primitive headers exceeds the maximum field size or the size of the control stream is unknown, a value of all ones should be written

# SIZE

Size 24

Number of Region Headers to fetch

## ROGUE\_CR\_ISP\_SCISSOR\_BASE

Size 40

Address: 0x00000fb0

Access: read-write

Member of groups: blackpearl rasterisation

39	38	37	36	35	34	33	32
ADDR (..) ...							

31	30	29	28	27	26	25	24
ADDR (..) ...							

23	22	21	20	19	18	17	16
ADDR (..) ...							

15	14	13	12	11	10	9	8
ADDR (..) ...							

7	6	5	4	3	2	1	0
ADDR (..) ...						reserved	

Name	Type	MSB	LSB	Default
ADDR	..	39	2	---

# ADDR

Size 38

1TB range, 32-bit aligned base address

## ROGUE\_CR\_ISP\_STENCIL\_LOAD\_BASE

Size 40

Address: 0x00000f60

Access: read-write

Member of groups: blackpearl texas bifpmcache rasterisation

39	38	37	36	35	34	33	32
ADDR (..) ...							

31	30	29	28	27	26	25	24
ADDR (..) ...							

23	22	21	20	19	18	17	16
ADDR (..) ...							

15	14	13	12	11	10	9	8
ADDR (..) ...							

--	--	--	--	--	--	--	--

7	6	5	4	3	2	1	0
ADDR ( )				reserved		ENABLE ( ) ...	

Base address in memory of the Stencil Buffer base address to load into the ISP for non-compressed ZLS formats. This alternate stencil buffer base address is selectable based on the enable bit.

Name	Type	MSB	LSB	Default
ADDR	—	39	4	---
ENABLE	—	0	0	---

## ADDR

Size 36

1TB Addressable, 16byte aligned Base Address of the Z Buffer Load base address

## ENABLE

Size 1

When set to 1, enables fetching of stencil from a separate base address

---

## ROGUE\_CR\_ISP\_STENCIL\_STORE\_BASE

Size 40

Address: 0x00000f68

Access: read-write

Member of groups: blackpearl texas bifpmcache rasterisation

39	38	37	36	35	34	33	32
ADDR ( ) ...							

31	30	29	28	27	26	25	24
ADDR ( ) ...							

23	22	21	20	19	18	17	16
ADDR ( ) ...							

15	14	13	12	11	10	9	8
ADDR ( ) ...							

7	6	5	4	3	2	1	0
ADDR ( )				reserved		ENABLE ( ) ...	

Base address in memory of the Stencil Buffer base address to store into the ISP for non-compressed ZLS formats. This alternate stencil buffer base address is selectable based on the enable bit.

Name	Type	MSB	LSB	Default
ADDR	—	39	4	---
ENABLE	—	0	0	---

## ADDR

Size 36

1TB Addressable, 16byte aligned Base Address of the Z Buffer Load base address

## ENABLE

Size 1

When set to 1, enables fetching of stencil from a separate base address

---

# ROGUE\_CR\_ISP\_STORE0

Size 31

Address: 0x00001008

Access: readonly

Member of groups: tornado rasterisation

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )		reserved	TILE_Y ( ) ...				

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

## ACTIVE

Size 1

## EOR

Size 1

## TILE\_LAST

Size 1

## MT

Size 4

## TILE\_X

Size 10

## TILE\_Y

Size 10

# ROGUE\_CR\_ISP\_STORE1

Size 31

Address: 0x00001010

Access: readonly

Member of groups: tornado rasterisation

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )		reserved	TILE_Y ( ) ...				

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

## ACTIVE

Size 1

## EOR

Size 1

## TILE\_LAST

Size 1

## MT

Size 4

## TILE\_X

Size 10

## TILE\_Y

Size 10

---

## ROGUE\_CR\_ISP\_STORE2

Size 31

Address: 0x00001018

Access: readonly

Member of groups: tornado rasterisation

31	30	29	28	27	26	25	24

-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )
---	------------	---------	---------------	--------

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )				reserved	TILE_Y ( ) ...		

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							
ISP context store register							

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

ACTIVE

Size 1

EOR

Size 1

TILE\_LAST

Size 1

MT

Size 4

TILE\_X

Size 10

TILE\_Y

Size 10

ROGUE\_CR\_ISP\_STORE3

Size 31

Address: 0x00001060

Access: readonly

Member of groups: rasterisation tornado

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )				<i>reserved</i>		TILE_Y ( ) ...	

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

ACTIVE  
Size 1

EOR  
Size 1

TILE\_LAST  
Size 1

MT  
Size 4

TILE\_X  
Size 10

TILE\_Y  
Size 10

ROGUE\_CR\_ISP\_STORE4  
Size 31

Address: 0x00001068

Access: readonly

Member of groups: rasterisation tornado

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
<i>reserved</i>		TILE_X ( ) ...					

15	14	13	12	11	10	9	8
TILE_X ( )				<i>reserved</i>		TILE_Y ( ) ...	

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

7	6	5	4	3	2	1	0
TILE_Y (..) ...							
ISP context store register							

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

ACTIVE

Size 1

EOR

Size 1

TILE\_LAST

Size 1

MT

Size 4

TILE\_X

Size 10

TILE\_Y

Size 10

ROGUE\_CR\_ISP\_STORE5

Size 31

Address: 0x00001070

Access: readonly

Member of groups: rasterisation tornado

31	30	29	28	27	26	25	24
-	ACTIVE (..)	EOR (..)	TILE_LAST (..)	MT (..)			

23	22	21	20	19	18	17	16
reserved		TILE_X (..) ...					

15	14	13	12	11	10	9	8
TILE_X (..)				reserved	TILE_Y (..) ...		

7	6	5	4	3	2	1	0
TILE_Y (..) ...							
ISP context store register							

--	--	--	--



Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

**ACTIVE**  
Size 1

**EOR**  
Size 1

**TILE\_LAST**  
Size 1

**MT**  
Size 4

**TILE\_X**  
Size 10

**TILE\_Y**  
Size 10

**ROGUE\_CR\_ISP\_STORE6**  
Size 31

Address: 0x000010a0

Access: readonly

Member of groups: rasterisation tornado

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )		reserved	TILE_Y ( ) ...				

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---

TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

# ACTIVE

Size 1

# EOR

Size 1

# TILE\_LAST

Size 1

# MT

Size 4

# TILE\_X

Size 10

# TILE\_Y

Size 10

---

# ROGUE\_CR\_ISP\_STORE7

Size 31

Address: 0x000010a8

Access: readonly

Member of groups: rasterisation tornado

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )		reserved	TILE_Y ( ) ...				

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

ACTIVE

Size 1

EOR

Size 1

TILE\_LAST

Size 1

MT

Size 4

TILE\_X

Size 10

TILE\_Y

Size 10

ROGUE\_CR\_ISP\_STORE8

Size 31

Address: 0x000010c0

Access: readonly

Member of groups: rasterisation

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )	reserved	TILE_Y ( ) ...					

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

ACTIVE

Size 1

EOR  
Size 1

TILE\_LAST  
Size 1

MT  
Size 4

TILE\_X  
Size 10

TILE\_Y  
Size 10

ROGUE\_CR\_ISP\_STORE9  
Size 31

Address: 0x000010c8

Access: readonly

Member of groups: rasterisation

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )		reserved	TILE_Y ( ) ...				

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

ACTIVE  
Size 1

EOR  
Size 1

**TILE\_LAST**  
Size 1

**MT**  
Size 4

**TILE\_X**  
Size 10

**TILE\_Y**  
Size 10

---

**ROGUE\_CR\_ISP\_STORE10**  
Size 31

Address: 0x000010d0

Access: readonly

Member of groups: rasterisation

31	30	29	28	27	26	25	24
-	ACTIVE (.)	EOR (.)	TILE_LAST (.)	MT (.)			

23	22	21	20	19	18	17	16
reserved	TILE_X (.) ...						

15	14	13	12	11	10	9	8
TILE_X (.)		reserved	TILE_Y (.) ...				

7	6	5	4	3	2	1	0
TILE_Y (.) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

**ACTIVE**  
Size 1

**EOR**  
Size 1

**TILE\_LAST**  
Size 1

MT  
Size 4

TILE\_X  
Size 10

TILE\_Y  
Size 10

ROGUE\_CR\_ISP\_STORE11  
Size 31

Address: 0x000010d8

Access: readonly

Member of groups: rasterisation

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )		reserved	TILE_Y ( ) ...				

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

ACTIVE  
Size 1

EOR  
Size 1

TILE\_LAST  
Size 1

MT  
Size 4

**TILE\_X**  
Size 10

**TILE\_Y**  
Size 10

**ROGUE\_CR\_ISP\_STORE12**  
Size 31

Address: 0x000010e0

Access: readonly

Member of groups: rasterisation

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )		reserved	TILE_Y ( ) ...				

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

**ACTIVE**  
Size 1

**EOR**  
Size 1

**TILE\_LAST**  
Size 1

**MT**  
Size 4

**TILE\_X**  
Size 10

**TILE\_Y**  
Size 10

**ROGUE\_CR\_ISP\_STORE13**  
Size 31

Address: 0x000010e8

Access: readonly

Member of groups: rasterisation

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )		reserved		TILE_Y ( ) ...			

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

**ACTIVE**  
Size 1

**EOR**  
Size 1

**TILE\_LAST**  
Size 1

**MT**  
Size 4

**TILE\_X**  
Size 10

**TILE\_Y**  
Size 10



# ROGUE\_CR\_ISP\_STORE14

Size 31

Address: 0x000010f0

Access: readonly

Member of groups: rasterisation

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )		reserved	TILE_Y ( ) ...				

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

## ACTIVE

Size 1

## EOR

Size 1

## TILE\_LAST

Size 1

## MT

Size 4

## TILE\_X

Size 10

## TILE\_Y

Size 10

# ROGUE\_CR\_ISP\_STORE15

Size 31

Address: 0x000010f8

Access: readonly

Member of groups: rasterisation

31	30	29	28	27	26	25	24
-	ACTIVE ( )	EOR ( )	TILE_LAST ( )	MT ( )			

23	22	21	20	19	18	17	16
reserved	TILE_X ( ) ...						

15	14	13	12	11	10	9	8
TILE_X ( )		reserved	TILE_Y ( ) ...				

7	6	5	4	3	2	1	0
TILE_Y ( ) ...							

ISP context store register

Name	MSB	LSB	Default
ACTIVE	30	30	---
EOR	29	29	---
TILE_LAST	28	28	---
MT	27	24	---
TILE_X	21	12	---
TILE_Y	9	0	---

## ACTIVE

Size 1

## EOR

Size 1

## TILE\_LAST

Size 1

## MT

Size 4

## TILE\_X

Size 10

## TILE\_Y

Size 10

---

## ROGUE\_CR\_ISP\_XTP\_PIPE\_ENABLE

Size 33

Address: 0x00003e00

Access: read-write

Member of groups: jones

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

-	reserved
---	----------

31	30	29	28	27	26	25	24
reserved	CORE3_COUNT ( )						

23	22	21	20	19	18	17	16
reserved	CORE2_COUNT ( )						

15	14	13	12	11	10	9	8
reserved	CORE1_COUNT ( )						

7	6	5	4	3	2	1	0
reserved	CORE0_COUNT ( ) ...						

ISP XT+ control register for the number of tiles being processed in each rasterisation module. There is 1 rasterisation module for every 4 clusters. Where there is a non multiple of 4 clusters round up to the next multiple of 4. The count field is per rasterisation module, and there is a maximum of 4 rasterisation modules. A value which is higher than the number of IPF pipelines will result in the maximum number of pipelines being used. However, the number of pipeline being used should always be less than or equal to the number of tiles which the USC is able to concurrently process (i.e. the number of partitions). There are X (2) tiles per USC. On a 2 cluster system then count 0 would be 4. In a 6 cluster system count 0 would be 8 and count 1 would be 4.

Name	MSB	LSB	Default
CORE3_COUNT	28	24	0x1f
CORE2_COUNT	20	16	0x1f
CORE1_COUNT	12	8	0x1f
CORE0_COUNT	4	0	0x1f

## CORE0\_COUNT

Size 5

Count of the number of IPF Pipelines to enable for Core 0

## CORE1\_COUNT

Size 5

Count of the number of IPF Pipelines to enable for Core 1

## CORE2\_COUNT

Size 5

Count of the number of IPF Pipelines to enable for Core 2

## CORE3\_COUNT

Size 5

Count of the number of IPF Pipelines to enable for Core 3

## ROGUE\_CR\_ISP\_ZLOAD\_BASE

Size 40

Address: 0x00000f50

Access: read-write

Member of groups: blackpearl texas bifpmcache rasterisation

39	38	37	36	35	34	33	32
ADDR ( ) ...							

--	--	--	--	--	--	--	--

31	30	29	28	27	26	25	24
ADDR ( ) ...							
23	22	21	20	19	18	17	16
ADDR ( ) ...							
15	14	13	12	11	10	9	8
ADDR ( ) ...							
7	6	5	4	3	2	1	0
ADDR ( )				reserved			

Base address in memory of the Z Buffer base address to load into the ISP for non-compressed ZLS formats.

Name	Type	MSB	LSB	Default
ADDR	—	39	4	---

## ADDR

Size 36

1TB Addressable, 16byte aligned Base Address of the Z Buffer Load base address

## ROGUE\_CR\_ISP\_ZLSCTL

Size 61

Address: 0x00000f48

Access: read-write

Member of groups: jones texas bifpmcache blackpearl rasterisation

63	62	61	60	59	58	57	56
-				reserved		ZLSEXTENT_Y_S ( ) ...	

55	54	53	52	51	50	49	48
ZLSEXTENT_Y_S ( )							

47	46	45	44	43	42	41	40
ZLSEXTENT_X_S ( ) ...							

39	38	37	36	35	34	33	32
ZLSEXTENT_X_S ( )		STENCIL_EXTENT_ENABLE ( )		ZLSEXTENT_Y_Z ( ) ...			

31	30	29	28	27	26	25	24
ZLSEXTENT_Y_Z ( )				ZSTOREFORMAT (ZSTOREFORMAT_TYPE)		ZLOADFORMAT (ZLOADFORMAT_TYPE) ...	

23	22	21	20	19	18	17	16
ZLOADFORMAT (ZLOADFORMAT_TYPE)	FB_STOREEN ( )	FB_LOADEN ( )	MSTOREEN ( )	ZSTOREEN ( )	SSTOREEN ( )	STORETWIDDLED ( )	MLOADEN ( )

15	14	13	12	11	10	9	8
ZLOADEN ( )		SLOADEN ( )		LOADTWIDDLED ( )		ZLSEXTENT_X_Z ( ) ...	

7	6	5	4	3	2	1	0
ZLSEXTENT_X_Z ( )		FORCEZSTORE ( )		FORCEZLOAD ( )		ZONLYRENDER ( ) ...	

ISP Z Load/Store & format global control register

Name	Type	MSB	LSB	Default
------	------	-----	-----	---------

ZLSEXTENT_Y_S	_	57	48	---
ZLSEXTENT_X_S	_	47	38	---
STENCIL_EXTENT_ENABLE	_	37	37	0
ZLSEXTENT_Y_Z	_	36	27	---
ZSTOREFORMAT	ZSTOREFORMAT_TYPE	26	25	---
ZLOADFORMAT	ZLOADFORMAT_TYPE	24	23	---
FB_STOREEN	_	22	22	---
FB_LOADEN	_	21	21	---
MSTOREEN	_	20	20	---
ZSTOREEN	_	19	19	---
SSTOREEN	_	18	18	---
STORETWIDDED	_	17	17	---
MLOADEN	_	16	16	---
ZLOADEN	_	15	15	---
SLOADEN	_	14	14	---
LOADTWIDDED	_	13	13	---
ZLSEXTENT_X_Z	_	12	3	---
FORCEZSTORE	_	2	2	---
FORCEZLOAD	_	1	1	---
ZONLYRENDER	_	0	0	---

## ZLSEXTENT\_Y\_S

Size 10

For stencil buffer, the value calculation is the same as ZLSEXTENT\_Y\_Z

## ZLSEXTENT\_X\_S

Size 10

For stencil buffer, the value calculation is the same as ZLSEXTENT\_X\_Z

## STENCIL\_EXTENT\_ENABLE

Size 1

When this bit is '1', stencil buffer will use zlsextent\_x/y\_s value to calculate zload/store address, otherwise, zlsextent\_x/y\_z value will be used. The default value is '0' which disables this new function.

## ZLSEXTENT\_Y\_Z

Size 10

For Depth buffer Display width of Y in tiles minus one: 0x000 1 tile, 0x001 2 tiles, .. , 0x2FF 1024 tiles, zlsextent\_y = total\_samples\_y / 32 samples in non-msaa, 4xmsaa mode = total\_samples\_y / 64 samples in 2xmsaa, 8xmsaa mode. In strided mode, zlsextent\_y is set up to above result. In twiddled mode, zlsextent\_y uses above result and rounds the value up to the nearest value which is power of 2.

## ZSTOREFORMAT\_TYPE

Size 2

Possible Values:

Name	Value/Range	Info
F32Z	0 [ 0]	31 bit IEEE SP Float + 1-bit mask
24BITINT	1 [ 0x1]	24 bit Integer + 8-bit Stencil
16BITINT	2 [ 0x2]	16 bit Integer + 8-bit Stencil

F64Z	3 [ 0x3]	31 bit IEEE SP Float + 1-bit mask + 8-bit Stencil + 24-bit '0's
------	----------	---

## ZLOADFORMAT\_TYPE

Size 2

Possible Values:

Name	Value/Range	Info
F32Z	0 [ 0]	31 bit IEEE SP Float + 1-bit mask
24BITINT	1 [ 0x1]	24 bit Integer + 8-bit Stencil
16BITINT	2 [ 0x2]	16 bit Integer + 8-bit Stencil
F64Z	3 [ 0x3]	31 bit IEEE SP Float + 1-bit mask + 8-bit Stencil + 24-bit '0's

## FB\_STOREEN

Size 1

when set, frame buffer compression store is enabled

## FB\_LOADEN

Size 1

when set, frame buffer decompression load is enabled

## MSTOREEN

Size 1

When set and ZSTOREFORMAT = 0x0, mask plane is stored within msb of IEEE format, when set and ZSTOREFORMAT = 0x3, mask plane is stored at bit position 31 of IEEE format, when set for other format, if mask\_store\_base\_enable = '1', background object mask data '0' is stored into separate memory address, when set for other format, if mask\_store\_base\_enable = '0', mask data '0' is stored into separate meory address

## ZSTOREEN

Size 1

When set to 1, if the ZSTORE bit in the region header is also set then the depth buffer is stored to memory after each tile is processed

## SSTOREEN

Size 1

When set to 1, if the ZSTORE bit in the region header is also set then the stencil buffer is stored to memory after each tile is processed

## STORETWIDDLED

Size 1

When set to 1 depth and stencil data is written out in "Twiddled" order.

## MLOADEN

Size 1

When set and ZLOADFORMAT = 0x0, mask plane is loaded from msb of IEEE format, when set and ZLOADFORMAT = 0x3, mask plane is loaded from the bit position 31 of IEEE format, when set for other format, if mask\_load\_base\_enable = '1', mask plane is loaded from separate memory address, when set for other format, if mask\_load\_base\_enable = '0', background object mask data is used

## ZLOADEN

Size 1

When set to 1, if the ZLOAD bit in the region header is also set then the depth buffer is read from memory prior to tile processing

## SLOADEN

Size 1

When set to 1, if the ZLOAD bit in the region header is also set then the stencil buffer is read from memory prior to tile processing

## LOADTWIDDLED

Size 1

When set to 1 depth, stencil data is loaded in "Twiddled" order

## ZLSEXTENT\_X\_Z

Size 10

For depth buffer, Display width of X in tiles minus one: 0x000 1 tile, 0x001 2 tiles, .. , 0x2FF 1024 tiles. For different msaa mode, 1xmsaa = 1 x (32,32) pixels = 32x1 x 32x1 = 1024 samples = 32 x 32 samples, 2xmsaa = 2 x (32,32) pixels = 32x1 x 32x2 = 2048 samples = 32 x 64 samples, 4xmsaa = 4 x (32,16) pixels = 32x2 x 16x2 = 2048 samples = 64 x 32 samples, 8xmsaa = 8 x (16,16) pixels = 16x2 x 16x4 = 2048 samples = 32 x 64 samples, So zlsextent\_x = total\_samples\_x / 32 samples when non-msaa, 2xmsaa, 8xmsaa zlsextent\_x = total\_samples\_x / 64 samples when 4xmsaa In strided mode, zlsextent\_x is set up to above result. In twiddled mode, zlsextent\_x uses above result and rounds the value up to the nearest value which is power of 2.

## FORCEZSTORE

Size 1

If set to 1 the depth/stencil buffer is always stored at the end of each tile irrespective of the region header ZSTORE bit.

## FORCEZLOAD

Size 1

If set to 1 the depth/stencil buffer is always loaded at the start of each tile irrespective of the region header ZLOAD bit.

## ZONLYRENDER

Size 1

When set, only the Z buffer is rendered. Opaque and translucent objects are stencil and depth tested as usual but no pixel spans are emitted to the PDS Pixel presenter. Pixels within punch through and depth feedback objects are emitted on their first pass as a result of passing the up-front depth test by default. However, on their feedback depth test, these pixels will not be output regardless of the depth test result. The intention is to calculate a scene Z buffer without doing any further rendering.

---

## ROGUE\_CR\_ISP\_ZLS\_PIXELS

Size 30

Address: 0x00000fd0

Access: read-write

Member of groups: blackpearl rasterisation

31	30	29	28	27	26	25	24
-		Y ( ) ...					
23	22	21	20	19	18	17	16
Y ( ) ...							
15	14	13	12	11	10	9	8
Y ( )		X ( ) ...					
7	6	5	4	3	2	1	0
X ( ) ...							

screen size in pixel numbers for ZLS.

Name	Type	MSB	LSB	Default
Y	—	29	15	---
X	—	14	0	---

## Y

**Size 15**

Display width of Y in pixels minus one. 0x000 1 pixel, 0x001 2 pixels, ..., 0x7FFF 1024\*32 pixels. Subtile only supports for non-msaa mode depth load /store, so For non-msaa mode, if framebuffer compression, or separate mask or separate stencil is enabled, [4 .. 0] has to be set to x"1F". For 2xmsaa mode, [4 .. 0] has to be set to x"1F". For 4xmsaa mode, [3 .. 0] has to be set to x"F". For 8xmsaa mode, [3 .. 0] has to be set to x"F".

## X

**Size 15**

Display width of X in pixels minus one. 0x000 1 pixel, 0x001 2 pixels, ..., 0x7FFF 1024\*32 pixels. Subtile only supports for non-msaa mode depth load /store, so For non-msaa mode, if framebuffer compression, or separate mask or separate stencil is enabled, [4 .. 0] has to be set to x"1F". For 2xmsaa mode, [4 .. 0] has to be set to x"1F". For 4xmsaa mode, [4 .. 0] has to be set to x"1F". For 8xmsaa mode, [3 .. 0] has to be set to x"F".

---

## ROGUE\_CR\_ISP\_ZSTORE\_BASE

**Size 40**

**Address:** 0x00000f58

**Access:** read-write

**Member of groups:** blackpearl texas bifpmcache rasterisation

39	38	37	36	35	34	33	32
ADDR ( ) ...							

31	30	29	28	27	26	25	24
ADDR ( ) ...							

23	22	21	20	19	18	17	16
ADDR ( ) ...							

15	14	13	12	11	10	9	8
ADDR ( ) ...							

7	6	5	4	3	2	1	0
ADDR ( )				reserved			

Base address in memory of the Z Buffer base address to store into the ISP for non-compressed ZLS formats.

Name	Type	MSB	LSB	Default
ADDR	—	39	4	---

## ADDR

**Size 36**

1TB Addressable, 16byte aligned Base Address of the Z Buffer Store base address

---

## ROGUE\_CR\_PBE\_WORD0\_MRT0

**Size 64**

**Address:** 0x00001510

**Access:** read-write



Member of groups: pbe texas

63	62	61	60	59	58	57	56
TFBC_LOSSY	COMPRESS_SIZE_EXT	PAIR_TILES	X_RSRVD2 ( )	DITHER ( )	TILERELATIVE ( )	DOWNSCALE ( )	

55	54	53	52	51	50	49	48
SIZE_Z (SIZE)	ROTATION (ROTATION_TYPE)	LINESTRIDE ( ) ...					

47	46	45	44	43	42	41	40
LINESTRIDE ( ) ...							

39	38	37	36	35	34	33	32
LINESTRIDE ( )	MEMLAYOUT						

31	30	29	28	27	26	25	24
SWIZ_CHAN3 (SWIZ)	SWIZ_CHAN2 (SWIZ)	SWIZ_CHAN1 (SWIZ) ...					

23	22	21	20	19	18	17	16
SWIZ_CHAN1 (SWIZ)	SWIZ_CHAN0 (SWIZ)	MINCLIP_X (MINCLIP) ...					

15	14	13	12	11	10	9	8
MINCLIP_X (MINCLIP) ...							

7	6	5	4	3	2	1	0
MINCLIP_X (MINCLIP)	TWOCOMP_GAMMA	GAMMA ( )	COMPRESSION	COMPRESS_SIZE	COMP_INDIRECT_TABLE ( )	Y_FLIP ...	

Pixel Back end State Word 0.

Name	Type	MSB	LSB	Default
TFBC_LOSSY	TFBC_LOSSY	63	62	---
COMPRESS_SIZE_EXT	COMPRESS_SIZE_EXT	61	61	---
PAIR_TILES	PAIR_TILES	60	60	---
X_RSRVD2	_	59	59	---
DITHER	_	58	58	---
TILERELATIVE	_	57	57	---
DOWNSCALE	_	56	56	---
SIZE_Z	SIZE	55	52	---
ROTATION	ROTATION_TYPE	51	50	---
LINESTRIDE	_	49	34	---
MEMLAYOUT	MEMLAYOUT	33	32	---
SWIZ_CHAN3	SWIZ	31	29	---
SWIZ_CHAN2	SWIZ	28	26	---
SWIZ_CHAN1	SWIZ	25	23	---
SWIZ_CHAN0	SWIZ	22	20	---
MINCLIP_X	MINCLIP	19	6	---
TWOCOMP_GAMMA	TWOCOMP_GAMMA	5	5	---
GAMMA	_	4	4	---
COMPRESSION	COMPRESSION	3	3	---
COMPRESS_SIZE	COMPRESS_SIZE	2	2	---
COMP_INDIRECT_TABLE	_	1	1	---
Y_FLIP	Y_FLIP	0	0	---

## X\_RSRVD2

Size 1

Not used

## DITHER

Size 1

Enable dither

## TILERELATIVE

Size 1

Add tile offset

## DOWNSCALE

Size 1

Perform box filter downscale

## LINESTRIDE

Size 16

Linstride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write

## GAMMA

Size 1

Gamma enabled

## COMP\_INDIRECT\_TABLE

Size 1

If set indicates to the compressor that an indirect addressing is used otherwise direct addressing

---

## ROGUE\_CR\_PBE\_WORD0\_MRT1

Size 64

Address: 0x00001518

Access: read-write

Member of groups: pbe texas

63	62	61	60	59	58	57	56
TFBC_LOSSY	COMPRESS_SIZE_EXT		PAIR_TILES	X_RSRVD2 (.)	DITHER (.)	TILERELATIVE (.)	DOWNSCALE (.)

55	54	53	52	51	50	49	48
SIZE_Z (SIZE)		ROTATION (ROTATION_TYPE)			LINESTRIDE (.) ...		

47	46	45	44	43	42	41	40
LINESTRIDE (.) ...							

39	38	37	36	35	34	33	32
LINESTRIDE (.)				MEMLAYOUT			

31	30	29	28	27	26	25	24
SWIZ_CHAN3 (SWIZ)		SWIZ_CHAN2 (SWIZ)		SWIZ_CHAN1 (SWIZ) ...			

23	22	21	20	19	18	17	16
SWIZ_CHAN1 (SWIZ)	SWIZ_CHAN0 (SWIZ)	MINCLIP_X (MINCLIP) ...					

15	14	13	12	11	10	9	8
MINCLIP_X (MINCLIP) ...							

7	6	5	4	3	2	1	0
MINCLIP_X (MINCLIP)	TWOCOMP_GAMMA	GAMMA (⌋)	COMPRESSION	COMPRESS_SIZE	COMP_INDIRECT_TABLE (⌋)	Y_FLIP ...	

Pixel Back end State Word 0.

Name	Type	MSB	LSB	Default
TFBC_LOSSY	TFBC_LOSSY	63	62	---
COMPRESS_SIZE_EXT	COMPRESS_SIZE_EXT	61	61	---
PAIR_TILES	PAIR_TILES	60	60	---
X_RSRVD2	—	59	59	---
DITHER	—	58	58	---
TILERELATIVE	—	57	57	---
DOWNSCALE	—	56	56	---
SIZE_Z	SIZE	55	52	---
ROTATION	ROTATION_TYPE	51	50	---
LINESTRIDE	—	49	34	---
MEMLAYOUT	MEMLAYOUT	33	32	---
SWIZ_CHAN3	SWIZ	31	29	---
SWIZ_CHAN2	SWIZ	28	26	---
SWIZ_CHAN1	SWIZ	25	23	---
SWIZ_CHAN0	SWIZ	22	20	---
MINCLIP_X	MINCLIP	19	6	---
TWOCOMP_GAMMA	TWOCOMP_GAMMA	5	5	---
GAMMA	—	4	4	---
COMPRESSION	COMPRESSION	3	3	---
COMPRESS_SIZE	COMPRESS_SIZE	2	2	---
COMP_INDIRECT_TABLE	—	1	1	---
Y_FLIP	Y_FLIP	0	0	---

## X\_RSRVD2

Size 1

Not used

## DITHER

Size 1

Enable dither

## TILERELATIVE

Size 1

Add tile offset

# DOWNSCALE

Size 1

Perform box filter downscale

# LINESTRIDE

Size 16

Linestride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write

# GAMMA

Size 1

Gamma enabled

# COMP\_INDIRECT\_TABLE

Size 1

If set indicates to the compressor that an indirect addressing is used otherwise direct addressing

# ROGUE\_CR\_PBE\_WORD0\_MRT2

Size 64

Address: 0x00001520

Access: read-write

Member of groups: pbe texas

63	62	61	60	59	58	57	56
TFBC_LOSSY	COMPRESS_SIZE_EXT	PAIR_TILES	X_RSRVD2 (⌋)	DITHER (⌋)	TILERELATIVE (⌋)	DOWNSCALE (⌋)	

55	54	53	52	51	50	49	48
SIZE_Z (SIZE)	ROTATION (ROTATION_TYPE)	LINESTRIDE (⌋) ...					

47	46	45	44	43	42	41	40
LINESTRIDE (⌋) ...							

39	38	37	36	35	34	33	32
LINESTRIDE (⌋)	MEMLAYOUT						

31	30	29	28	27	26	25	24
SWIZ_CHAN3 (SWIZ)	SWIZ_CHAN2 (SWIZ)	SWIZ_CHAN1 (SWIZ) ...					

23	22	21	20	19	18	17	16
SWIZ_CHAN1 (SWIZ)	SWIZ_CHAN0 (SWIZ)	MINCLIP_X (MINCLIP) ...					

15	14	13	12	11	10	9	8
MINCLIP_X (MINCLIP) ...							

7	6	5	4	3	2	1	0
MINCLIP_X (MINCLIP)	TWOCOMP_GAMMA	GAMMA (⌋)	COMPRESSION	COMPRESS_SIZE	COMP_INDIRECT_TABLE (⌋)	Y_FLIP ...	

Pixel Back end State Word 0.

Name	Type	MSB	LSB	Default
TFBC_LOSSY	TFBC_LOSSY	63	62	---

COMPRESS_SIZE_EXT	COMPRESS_SIZE_EXT	61	61	---
PAIR_TILES	PAIR_TILES	60	60	---
X_RSRVD2	_	59	59	---
DITHER	_	58	58	---
TILERELATIVE	_	57	57	---
DOWNSCALE	_	56	56	---
SIZE_Z	SIZE	55	52	---
ROTATION	ROTATION_TYPE	51	50	---
LINESTRIDE	_	49	34	---
MEMLAYOUT	MEMLAYOUT	33	32	---
SWIZ_CHAN3	SWIZ	31	29	---
SWIZ_CHAN2	SWIZ	28	26	---
SWIZ_CHAN1	SWIZ	25	23	---
SWIZ_CHAN0	SWIZ	22	20	---
MINCLIP_X	MINCLIP	19	6	---
TWOCOMP_GAMMA	TWOCOMP_GAMMA	5	5	---
GAMMA	_	4	4	---
COMPRESSION	COMPRESSION	3	3	---
COMPRESS_SIZE	COMPRESS_SIZE	2	2	---
COMP_INDIRECT_TABLE	_	1	1	---
Y_FLIP	Y_FLIP	0	0	---

## X\_RSRVD2

Size 1

Not used

## DITHER

Size 1

Enable dither

## TILERELATIVE

Size 1

Add tile offset

## DOWNSCALE

Size 1

Perform box filter downscale

## LINESTRIDE

Size 16

Linstride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write

## GAMMA

Size 1

Gamma enabled

# COMP\_INDIRECT\_TABLE

Size 1

If set indicates to the compressor that an indirect addressing is used otherwise direct addressing

## ROGUE\_CR\_PBE\_WORD0\_MRT3

Size 64

Address: 0x00001528

Access: read-write

Member of groups: pbe texas

63	62	61	60	59	58	57	56
TFBC_LOSSY	COMPRESS_SIZE_EXT	PAIR_TILES	X_RSRVD2 ( )	DITHER ( )	TILERELATIVE ( )	DOWNSCALE ( )	

55	54	53	52	51	50	49	48
SIZE_Z (SIZE)	ROTATION (ROTATION_TYPE)	LINESTRIDE ( ) ...					

47	46	45	44	43	42	41	40
LINESTRIDE ( ) ...							

39	38	37	36	35	34	33	32
LINESTRIDE ( )	MEMLAYOUT						

31	30	29	28	27	26	25	24
SWIZ_CHAN3 (SWIZ)	SWIZ_CHAN2 (SWIZ)	SWIZ_CHAN1 (SWIZ) ...					

23	22	21	20	19	18	17	16
SWIZ_CHAN1 (SWIZ)	SWIZ_CHAN0 (SWIZ)	MINCLIP_X (MINCLIP) ...					

15	14	13	12	11	10	9	8
MINCLIP_X (MINCLIP) ...							

7	6	5	4	3	2	1	0
MINCLIP_X (MINCLIP)	TWOCOMP_GAMMA	GAMMA ( )	COMPRESSION	COMPRESS_SIZE	COMP_INDIRECT_TABLE ( )	Y_FLIP ...	

Pixel Back end State Word 0.

Name	Type	MSB	LSB	Default
TFBC_LOSSY	TFBC_LOSSY	63	62	---
COMPRESS_SIZE_EXT	COMPRESS_SIZE_EXT	61	61	---
PAIR_TILES	PAIR_TILES	60	60	---
X_RSRVD2	_	59	59	---
DITHER	_	58	58	---
TILERELATIVE	_	57	57	---
DOWNSCALE	_	56	56	---
SIZE_Z	SIZE	55	52	---
ROTATION	ROTATION_TYPE	51	50	---
LINESTRIDE	_	49	34	---
MEMLAYOUT	MEMLAYOUT	33	32	---
SWIZ_CHAN3	SWIZ	31	29	---
SWIZ_CHAN2	SWIZ	28	26	---
SWIZ_CHAN1	SWIZ	25	23	---

SWIZ_CHAN0	SWIZ	22	20	---
MINCLIP_X	MINCLIP	19	6	---
TWOCOMP_GAMMA	TWOCOMP_GAMMA	5	5	---
GAMMA	_	4	4	---
COMPRESSION	COMPRESSION	3	3	---
COMPRESS_SIZE	COMPRESS_SIZE	2	2	---
COMP_INDIRECT_TABLE	_	1	1	---
Y_FLIP	Y_FLIP	0	0	---

## X\_RSRVD2

Size 1

Not used

## DITHER

Size 1

Enable dither

## TILERELATIVE

Size 1

Add tile offset

## DOWNSCALE

Size 1

Perform box filter downscale

## LINESTRIDE

Size 16

Linstride in 2 pixel units. 0 == 2. Supports 32KWORD stride memory write

## GAMMA

Size 1

Gamma enabled

## COMP\_INDIRECT\_TABLE

Size 1

If set indicates to the compressor that an indirect addressing is used otherwise direct addressing

---

## ROGUE\_CR\_PBE\_WORD0\_MRT4

Size 64

Address: 0x00001530

Access: read-write

Member of groups: pbe texas

63	62	61	60	59	58	57	56
TFBC_LOSSY	COMPRESS_SIZE_EXT	PAIR_TILES	X_RSRVD2 (_)	DITHER (_)	TILERELATIVE (_)	DOWNSCALE (_)	
55	54	53	52	51	50	49	48

SIZE_Z (SIZE)	ROTATION (ROTATION_TYPE)	LINESTRIDE (..) ...
---------------	--------------------------	---------------------

47	46	45	44	43	42	41	40
LINESTRIDE ( ) ...							

39	38	37	36	35	34	33	32
LINESTRIDE (L)						MEMLAYOUT	

31	30	29	28	27	26	25	24
SWIZ_CHAN3 (SWIZ)			SWIZ_CHAN2 (SWIZ)			SWIZ_CHAN1 (SWIZ) ...	

23	22	21	20	19	18	17	16
SWIZ_CHAN1 (SWIZ)	SWIZ_CHAN0 (SWIZ)	MINCLIP_X (MINCLIP) ...					

15	14	13	12	11	10	9	8
MINCLIP_X (MINCLIP) ...							

7	6	5	4	3	2	1	0
MINCLIP_X (MINCLIP)		TWOCOMP_GAMMA		GAMMA (Δ)	COMPRESSION	COMPRESS_SIZE	COMP_INDIRECT_TABLE (Δ)
Y_FLIP		TWOCOMP_SIZE		COMPRESSION	COMPRESS_SIZE	COMP_INDIRECT_TABLE (Δ)	Y_FLIP

Pixel Back end State Word 0.

Name	Type	MSB	LSB	Default
TFBC_LOSSY	TFBC_LOSSY	63	62	---
COMPRESS_SIZE_EXT	COMPRESS_SIZE_EXT	61	61	---
PAIR_TILES	PAIR_TILES	60	60	---
X_RSRVD2	_	59	59	---
DITHER	_	58	58	---
TILERELATIVE	_	57	57	---
SCALE	_	56	56	---
SIZE_Z	SIZE	55	52	---
ROTATION	ROTATION_TYPE	51	50	---
LINESTRIDE	_	49	34	---
MEMLAYOUT	MEMLAYOUT	33	32	---
SWIZ_CHAN3	SWIZ	31	29	---
SWIZ_CHAN2	SWIZ	28	26	---
SWIZ_CHAN1	SWIZ	25	23	---
SWIZ_CHAN0	SWIZ	22	20	---
MINCLIP_X	MINCLIP	19	6	---
TWOCOMP_GAMMA	TWOCOMP_GAMMA	5	5	---
GAMMA	_	4	4	---
COMPRESSION	COMPRESSION	3	3	---
COMPRESS_SIZE	COMPRESS_SIZE	2	2	---
COMP_INDIRECT_TABLE	_	1	1	---
Y_FLIP	Y_FLIP	0	0	---

**X\_RSRVD2**

**Size 1**

Not used



## DITHER

Size 1

Enable dither

## TILERELATIVE

Size 1

Add tile offset

## DOWNSCALE

Size 1

Perform box filter downscale

## LINESTRIDE

Size 16

Linestride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write

## GAMMA

Size 1

Gamma enabled

## COMP\_INDIRECT\_TABLE

Size 1

If set indicates to the compressor that an indirect addressing is used otherwise direct addressing

---

## ROGUE\_CR\_PBE\_WORD0\_MRT5

Size 64

Address: 0x00001538

Access: read-write

Member of groups: pbe texas

63	62	61	60	59	58	57	56
TFBC_LOSSY	COMPRESS_SIZE_EXT		PAIR_TILES	X_RSRVD2 (.)	DITHER (.)	TILERELATIVE (.)	DOWNSCALE (.)

55	54	53	52	51	50	49	48
SIZE_Z (SIZE)		ROTATION (ROTATION_TYPE)			LINESTRIDE (.) ...		

47	46	45	44	43	42	41	40
LINESTRIDE (.) ...							

39	38	37	36	35	34	33	32
LINESTRIDE (.)				MEMLAYOUT			

31	30	29	28	27	26	25	24
SWIZ_CHAN3 (SWIZ)			SWIZ_CHAN2 (SWIZ)			SWIZ_CHAN1 (SWIZ) ...	

23	22	21	20	19	18	17	16
SWIZ_CHAN1 (SWIZ)		SWIZ_CHAN0 (SWIZ)		MINCLIP_X (MINCLIP) ...			

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

MINCLIP_X (MINCLIP) ...
-------------------------

7	6	5	4	3	2	1	0
MINCLIP_X (MINCLIP)	TWOCOMP_GAMMA	GAMMA (␣)	COMPRESSION	COMPRESS_SIZE	COMP_INDIRECT_TABLE (␣)	Y_FLIP ...	

Pixel Back end State Word 0.

Name	Type	MSB	LSB	Default
TFBC_LOSSY	TFBC_LOSSY	63	62	---
COMPRESS_SIZE_EXT	COMPRESS_SIZE_EXT	61	61	---
PAIR_TILES	PAIR_TILES	60	60	---
X_RSRVD2	␣	59	59	---
DITHER	␣	58	58	---
TILERELATIVE	␣	57	57	---
DOWNSCALE	␣	56	56	---
SIZE_Z	SIZE	55	52	---
ROTATION	ROTATION_TYPE	51	50	---
LINESTRIDE	␣	49	34	---
MEMLAYOUT	MEMLAYOUT	33	32	---
SWIZ_CHAN3	SWIZ	31	29	---
SWIZ_CHAN2	SWIZ	28	26	---
SWIZ_CHAN1	SWIZ	25	23	---
SWIZ_CHAN0	SWIZ	22	20	---
MINCLIP_X	MINCLIP	19	6	---
TWOCOMP_GAMMA	TWOCOMP_GAMMA	5	5	---
GAMMA	␣	4	4	---
COMPRESSION	COMPRESSION	3	3	---
COMPRESS_SIZE	COMPRESS_SIZE	2	2	---
COMP_INDIRECT_TABLE	␣	1	1	---
Y_FLIP	Y_FLIP	0	0	---

## X\_RSRVD2

Size 1

Not used

## DITHER

Size 1

Enable dither

## TILERELATIVE

Size 1

Add tile offset

## DOWNSCALE

Size 1

Perform box filter downscale

# LINESTRIDE

Size 16

Linestride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write

# GAMMA

Size 1

Gamma enabled

# COMP\_INDIRECT\_TABLE

Size 1

If set indicates to the compressor that an indirect addressing is used otherwise direct addressing

---

## ROGUE\_CR\_PBE\_WORD0\_MRT6

Size 64

Address: 0x00001540

Access: read-write

Member of groups: pbe texas

63	62	61	60	59	58	57	56
TFBC_LOSSY	COMPRESS_SIZE_EXT		PAIR_TILES	X_RSRVD2 ( )	DITHER ( )	TILERELATIVE ( )	DOWNSCALE ( )

55	54	53	52	51	50	49	48
SIZE_Z (SIZE)			ROTATION (ROTATION_TYPE)		LINESTRIDE ( ) ...		

47	46	45	44	43	42	41	40
LINESTRIDE ( ) ...							

39	38	37	36	35	34	33	32
LINESTRIDE ( )				MEMLAYOUT			

31	30	29	28	27	26	25	24
SWIZ_CHAN3 (SWIZ)			SWIZ_CHAN2 (SWIZ)			SWIZ_CHAN1 (SWIZ) ...	

23	22	21	20	19	18	17	16
SWIZ_CHAN1 (SWIZ)		SWIZ_CHAN0 (SWIZ)		MINCLIP_X (MINCLIP) ...			

15	14	13	12	11	10	9	8
MINCLIP_X (MINCLIP) ...							

7	6	5	4	3	2	1	0
MINCLIP_X (MINCLIP)		TWOCOMP_GAMMA	GAMMA ( )	COMPRESSION	COMPRESS_SIZE	COMP_INDIRECT_TABLE ( )	Y_FLIP ...

Pixel Back end State Word 0.

Name	Type	MSB	LSB	Default
TFBC_LOSSY	TFBC_LOSSY	63	62	---
COMPRESS_SIZE_EXT	COMPRESS_SIZE_EXT	61	61	---
PAIR_TILES	PAIR_TILES	60	60	---
X_RSRVD2	—	59	59	---
DITHER	—	58	58	---

TILERELATIVE	_	57	57	---
DOWNSCALE	_	56	56	---
SIZE_Z	SIZE	55	52	---
ROTATION	ROTATION_TYPE	51	50	---
LINESTRIDE	_	49	34	---
MEMLAYOUT	MEMLAYOUT	33	32	---
SWIZ_CHAN3	SWIZ	31	29	---
SWIZ_CHAN2	SWIZ	28	26	---
SWIZ_CHAN1	SWIZ	25	23	---
SWIZ_CHAN0	SWIZ	22	20	---
MINCLIP_X	MINCLIP	19	6	---
TWOCOMP_GAMMA	TWOCOMP_GAMMA	5	5	---
GAMMA	_	4	4	---
COMPRESSION	COMPRESSION	3	3	---
COMPRESS_SIZE	COMPRESS_SIZE	2	2	---
COMP_INDIRECT_TABLE	_	1	1	---
Y_FLIP	Y_FLIP	0	0	---

## X\_RSRVD2

Size 1

Not used

## DITHER

Size 1

Enable dither

## TILERELATIVE

Size 1

Add tile offset

## DOWNSCALE

Size 1

Perform box filter downscale

## LINESTRIDE

Size 16

Linstride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write

## GAMMA

Size 1

Gamma enabled

## COMP\_INDIRECT\_TABLE

Size 1

If set indicates to the compressor that an indirect addressing is used otherwise direct addressing

# ROGUE\_CR\_PBE\_WORD0\_MRT7

Size 64

Address: 0x00001548

Access: read-write

Member of groups: pbe texas

63	62	61	60	59	58	57	56
TFBC_LOSSY	COMPRESS_SIZE_EXT	PAIR_TILES	X_RSRVD2 (␣)	DITHER (␣)	TILERELATIVE (␣)	DOWNSCALE (␣)	

55	54	53	52	51	50	49	48
SIZE_Z (SIZE)	ROTATION (ROTATION_TYPE)	LINESTRIDE (␣) ...					

47	46	45	44	43	42	41	40
LINESTRIDE (␣) ...							

39	38	37	36	35	34	33	32
LINESTRIDE (␣)	MEMLAYOUT						

31	30	29	28	27	26	25	24
SWIZ_CHAN3 (SWIZ)	SWIZ_CHAN2 (SWIZ)	SWIZ_CHAN1 (SWIZ) ...					

23	22	21	20	19	18	17	16
SWIZ_CHAN1 (SWIZ)	SWIZ_CHAN0 (SWIZ)	MINCLIP_X (MINCLIP) ...					

15	14	13	12	11	10	9	8
MINCLIP_X (MINCLIP) ...							

7	6	5	4	3	2	1	0
MINCLIP_X (MINCLIP)	TWOCOMP_GAMMA	GAMMA (␣)	COMPRESSION	COMPRESS_SIZE	COMP_INDIRECT_TABLE (␣)	Y_FLIP ...	

Pixel Back end State Word 0.

Name	Type	MSB	LSB	Default
TFBC_LOSSY	TFBC_LOSSY	63	62	---
COMPRESS_SIZE_EXT	COMPRESS_SIZE_EXT	61	61	---
PAIR_TILES	PAIR_TILES	60	60	---
X_RSRVD2	—	59	59	---
DITHER	—	58	58	---
TILERELATIVE	—	57	57	---
DOWNSCALE	—	56	56	---
SIZE_Z	SIZE	55	52	---
ROTATION	ROTATION_TYPE	51	50	---
LINESTRIDE	—	49	34	---
MEMLAYOUT	MEMLAYOUT	33	32	---
SWIZ_CHAN3	SWIZ	31	29	---
SWIZ_CHAN2	SWIZ	28	26	---
SWIZ_CHAN1	SWIZ	25	23	---
SWIZ_CHAN0	SWIZ	22	20	---
MINCLIP_X	MINCLIP	19	6	---
TWOCOMP_GAMMA	TWOCOMP_GAMMA	5	5	---
GAMMA	—	4	4	---

COMPRESSION	COMPRESSION	3	3	---
COMPRESS_SIZE	COMPRESS_SIZE	2	2	---
COMP_INDIRECT_TABLE	_	1	1	---
Y_FLIP	Y_FLIP	0	0	---

## X\_RSRVD2

Size 1

Not used

## DITHER

Size 1

Enable dither

## TILERELATIVE

Size 1

Add tile offset

## DOWNSCALE

Size 1

Perform box filter downscale

## LINESTRIDE

Size 16

Linestride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write

## GAMMA

Size 1

Gamma enabled

## COMP\_INDIRECT\_TABLE

Size 1

If set indicates to the compressor that an indirect addressing is used otherwise direct addressing

---

## ROGUE\_CR\_PBE\_WORD1\_MRT0

Size 64

Address: 0x00001550


Access: read-write

Member of groups: pbe texas

63	62	61	60	59	58	57	56
SIZE_X (SIZE)				MINCLIP_Y (MINCLIP) ...			

55	54	53	52	51	50	49	48
MINCLIP_Y (MINCLIP) ...							

47	46	45	44	43	42	41	40
MINCLIP_Y (MINCLIP)				MAXCLIP_X (MAXCLIP) ...			



Name	Type	MSB	LSB	Default
SIZE_X	SIZE	63	60	---
MINCLIP_Y	MINCLIP	59	46	---
MAXCLIP_X	MAXCLIP	45	32	---
SIZE_Y	SIZE	31	28	---
ZSLICE	ZSLICE	27	14	---
MAXCLIP_Y	MAXCLIP	13	0	---


## ROGUE\_CR\_PBE\_WORD1\_MRT1

Size 64

Address: 0x00001558

Access: read-write

Member of groups: pbe texas



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

MAXCLIP\_Y (MAXCLIP) ...

Pixel Back end State Word 1.

Name	Type	MSB	LSB	Default
SIZE_X	SIZE	63	60	---
MINCLIP_Y	MINCLIP	59	46	---
MAXCLIP_X	MAXCLIP	45	32	---
SIZE_Y	SIZE	31	28	---
ZSLICE	ZSLICE	27	14	---
MAXCLIP_Y	MAXCLIP	13	0	---

## ROGUE\_CR\_PBE\_WORD1\_MRT2

Size 64

Address: 0x00001560

Access: read-write

Member of groups: pbe texas

63	62	61	60	59	58	57	56
----	----	----	----	----	----	----	----

SIZE\_X (SIZE) MINCLIP\_Y (MINCLIP) ...

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----

MINCLIP\_Y (MINCLIP) ...

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

MINCLIP\_Y (MINCLIP) MAXCLIP\_X (MAXCLIP) ...

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

MAXCLIP\_X (MAXCLIP)

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

SIZE\_Y (SIZE) ZSLICE ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ZSLICE ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ZSLICE MAXCLIP\_Y (MAXCLIP) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

MAXCLIP\_Y (MAXCLIP) ...

Pixel Back end State Word 1.

Name	Type	MSB	LSB	Default
SIZE_X	SIZE	63	60	---
MINCLIP_Y	MINCLIP	59	46	---
MAXCLIP_X	MAXCLIP	45	32	---
SIZE_Y	SIZE	31	28	---
ZSLICE	ZSLICE	27	14	---
MAXCLIP_Y	MAXCLIP	13	0	---



# ROGUE\_CR\_PBE\_WORD1\_MRT3

Size 64

Address: 0x00001568

Access: read-write

Member of groups: pbe texas

6362616059585756

SIZE\_X (SIZE)MINCLIP\_Y (MINCLIP) ...

5554535251504948

MINCLIP\_Y (MINCLIP) ...

4746454443424140

MINCLIP\_Y (MINCLIP)MAXCLIP\_X (MAXCLIP) ...

3938373635343332

MAXCLIP\_X (MAXCLIP)

3130292827262524

SIZE\_Y (SIZE)ZSLICE ...

2322212019181716

ZSLICE ...

15141312111098

ZSLICEMAXCLIP\_Y (MAXCLIP) ...

76543210

MAXCLIP\_Y (MAXCLIP) ...

Pixel Back end State Word 1.

Name	Type	MSB	LSB	Default
SIZE_X	SIZE	63	60	---
MINCLIP_Y	MINCLIP	59	46	---
MAXCLIP_X	MAXCLIP	45	32	---
SIZE_Y	SIZE	31	28	---
ZSLICE	ZSLICE	27	14	---
MAXCLIP_Y	MAXCLIP	13	0	---

# ROGUE\_CR\_PBE\_WORD1\_MRT4

Size 64

Address: 0x00001570

Access: read-write

Member of groups: pbe texas

6362616059585756

SIZE\_X (SIZE)MINCLIP\_Y (MINCLIP) ...

5554535251504948

MINCLIP\_Y (MINCLIP) ...

47	46	45	44	43	42	41	40
MINCLIP_Y (MINCLIP)		MAXCLIP_X (MAXCLIP) ...					

39	38	37	36	35	34	33	32
MAXCLIP_X (MAXCLIP)							

31	30	29	28	27	26	25	24
SIZE_Y (SIZE)				ZSLICE ...			

23	22	21	20	19	18	17	16
ZSLICE ...							

15	14	13	12	11	10	9	8
ZSLICE	MAXCLIP_Y (MAXCLIP) ...						

7	6	5	4	3	2	1	0
MAXCLIP_Y (MAXCLIP) ...							
Pixel Back end State Word 1.							

Name	Type	MSB	LSB	Default
SIZE_X	SIZE	63	60	---
MINCLIP_Y	MINCLIP	59	46	---
MAXCLIP_X	MAXCLIP	45	32	---
SIZE_Y	SIZE	31	28	---
ZSLICE	ZSLICE	27	14	---
MAXCLIP_Y	MAXCLIP	13	0	---

## ROGUE\_CR\_PBE\_WORD1\_MRT5

Size 64

Address: 0x00001578

Access: read-write

Member of groups: pbe texas

63	62	61	60	59	58	57	56
SIZE_X (SIZE)				MINCLIP_Y (MINCLIP) ...			

55	54	53	52	51	50	49	48
MINCLIP_Y (MINCLIP) ...							

47	46	45	44	43	42	41	40
MINCLIP_Y (MINCLIP)		MAXCLIP_X (MAXCLIP) ...					

39	38	37	36	35	34	33	32
MAXCLIP_X (MAXCLIP)							

31	30	29	28	27	26	25	24
SIZE_Y (SIZE)				ZSLICE ...			

23	22	21	20	19	18	17	16
ZSLICE ...							

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ZSLICE	MAXCLIP_Y (MAXCLIP) ...
--------	-------------------------

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

MAXCLIP_Y (MAXCLIP) ...
-------------------------

Pixel Back end State Word 1.

Name	Type	MSB	LSB	Default
SIZE_X	SIZE	63	60	---
MINCLIP_Y	MINCLIP	59	46	---
MAXCLIP_X	MAXCLIP	45	32	---
SIZE_Y	SIZE	31	28	---
ZSLICE	ZSLICE	27	14	---
MAXCLIP_Y	MAXCLIP	13	0	---

# ROGUE\_CR\_PBE\_WORD1\_MRT6

Size 64

Address: 0x00001580

Access: read-write

Member of groups: pbe texas

63	62	61	60	59	58	57	56
----	----	----	----	----	----	----	----

SIZE_X (SIZE)	MINCLIP_Y (MINCLIP) ...
---------------	-------------------------

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----

MINCLIP_Y (MINCLIP) ...
-------------------------

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

MINCLIP_Y (MINCLIP)	MAXCLIP_X (MAXCLIP) ...
---------------------	-------------------------

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

MAXCLIP_X (MAXCLIP)
---------------------

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

SIZE_Y (SIZE)	ZSLICE ...
---------------	------------

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ZSLICE ...
------------

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ZSLICE	MAXCLIP_Y (MAXCLIP) ...
--------	-------------------------

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

MAXCLIP_Y (MAXCLIP) ...
-------------------------

Pixel Back end State Word 1.

Name	Type	MSB	LSB	Default
SIZE_X	SIZE	63	60	---
MINCLIP_Y	MINCLIP	59	46	---
MAXCLIP_X	MAXCLIP	45	32	---
SIZE_Y	SIZE	31	28	---
ZSLICE	ZSLICE	27	14	---

MAXCLIP_Y	MAXCLIP	13	0	---
-----------	---------	----	---	-----

## ROGUE\_CR\_PBE\_WORD1\_MRT7

Size 64

Address: 0x00001588

Access: read-write

Member of groups: pbe\_texas

63	62	61	60	59	58	57	56
SIZE_X (SIZE)				MINCLIP_Y (MINCLIP) ...			

55	54	53	52	51	50	49	48
MINCLIP_Y (MINCLIP) ...							

47	46	45	44	43	42	41	40
MINCLIP_Y (MINCLIP)				MAXCLIP_X (MAXCLIP) ...			

39	38	37	36	35	34	33	32
MAXCLIP_X (MAXCLIP)							

31	30	29	28	27	26	25	24
SIZE_Y (SIZE)				ZSLICE ...			

23	22	21	20	19	18	17	16
ZSLICE ...							

15	14	13	12	11	10	9	8
ZSLICE		MAXCLIP_Y (MAXCLIP) ...					

7	6	5	4	3	2	1	0
MAXCLIP_Y (MAXCLIP) ...							

Pixel Back end State Word 1.

Name	Type	MSB	LSB	Default
SIZE_X	SIZE	63	60	---
MINCLIP_Y	MINCLIP	59	46	---
MAXCLIP_X	MAXCLIP	45	32	---
SIZE_Y	SIZE	31	28	---
ZSLICE	ZSLICE	27	14	---
MAXCLIP_Y	MAXCLIP	13	0	---

## ROGUE\_CR\_PBE\_WORD2\_MRT0

Size 64

Address: 0x00001580

Access: read-write

Direction: bothSCOPE: 3D

Member of groups: pbe\_shared

63	62	61	60	59	58	57	56
reserved							

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----

reserved

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

LINESTRIDE (..) ...

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

LINESTRIDE (..)

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

SW\_BYTEMASK ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

SW\_BYTEMASK ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

SW\_BYTEMASK ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SW\_BYTEMASK ...

MRT Word 2 - Defined by ROGUE\_CR\_PBE\_STATE2

Name	MSB	LSB	Default
LINESTRIDE	47	32	---
SW_BYTEMASK	31	0	---

## LINESTRIDE

Size 16

Linestride in 1 pixel units. Up to 64k pixels (HW Currently limited to 16k), this is used for Linear textures and twiddle textures with FBC

---

## ROGUE\_CR\_PBE\_WORD2\_MRT1

Size 64

Address: 0x00001588

Access: read-write

Direction: bothSCOPE: 3D

Member of groups: pbe\_shared

63	62	61	60	59	58	57	56
----	----	----	----	----	----	----	----

reserved

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----

reserved

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

LINESTRIDE (..) ...

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

LINESTRIDE (..)

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

SW\_BYTEMASK ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

SW\_BYTEMASK ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

SW\_BYTEMASK ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SW\_BYTEMASK ...

MRT Word 2 - Defined by ROGUE\_CR\_PBE\_STATE2

Name	MSB	LSB	Default
LINESTRIDE	47	32	---
SW_BYTEMASK	31	0	---

LINESTRIDE

Size 16

Linestride in 1 pixel units. Up to 64k pixels (HW Currently limited to 16k), this is used for Linear textures and twiddle textures with FBC

ROGUE\_CR\_PBE\_WORD2\_MRT2

Size 64

Address: 0x00001590

Access: read-write

Direction: bothSCOPE: 3D

Member of groups: pbe\_shared

63	62	61	60	59	58	57	56
----	----	----	----	----	----	----	----

reserved

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----

reserved

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

LINESTRIDE ( ) ...

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

LINESTRIDE ( )

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

SW\_BYTEMASK ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

SW\_BYTEMASK ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

SW\_BYTEMASK ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SW\_BYTEMASK ...

MRT Word 2 - Defined by ROGUE\_CR\_PBE\_STATE2

Name	MSB	LSB	Default
------	-----	-----	---------

LINESTRIDE	47	32	---
SW_BYTEMASK	31	0	---

# LINESTRIDE

Size 16

Linestride in 1 pixel units. Up to 64k pixels (HW Currently limited to 16k), this is used for Linear textures and twiddle textures with FBC

---

# ROGUE\_CR\_PBE\_WORD2\_MRT3

Size 64

Address: 0x00001598

Access: read-write

Direction: bothSCOPE: 3D

Member of groups: pbe\_shared

63	62	61	60	59	58	57	56
reserved							

55	54	53	52	51	50	49	48
reserved							

47	46	45	44	43	42	41	40
LINESTRIDE ( ) ...							

39	38	37	36	35	34	33	32
LINESTRIDE ( )							

31	30	29	28	27	26	25	24
SW_BYTEMASK ...							

23	22	21	20	19	18	17	16
SW_BYTEMASK ...							

15	14	13	12	11	10	9	8
SW_BYTEMASK ...							

7	6	5	4	3	2	1	0
SW_BYTEMASK ...							

MRT Word 2 - Defined by ROGUE\_CR\_PBE\_STATE2

Name	MSB	LSB	Default
LINESTRIDE	47	32	---
SW_BYTEMASK	31	0	---

# LINESTRIDE

Size 16

Linestride in 1 pixel units. Up to 64k pixels (HW Currently limited to 16k), this is used for Linear textures and twiddle textures with FBC

---

# ROGUE\_CR\_PBE\_WORD2\_MRT4


Size 64

Address: 0x000015a0

Access: read-write

Direction: bothSCOPE: 3D

Member of groups: pbe\_shared



MRT Word 2 - Defined by ROGUE\_CR\_PBE\_STATE2

Name	MSB	LSB	Default
LINESTRIDE	47	32	---
SW_BYTEMASK	31	0	---

# LINESTRIDE

Size 16

Linestride in 1 pixel units. Up to 64k pixels (HW Currently limited to 16k), this is used for Linear textures and twiddle textures with FBC

## ROGUE\_CR\_PBE\_WORD2\_MRT5


Size 64

Address: 0x000015a8


Access: read-write

Direction: bothSCOPE: 3D

Member of groups: pbe\_shared







MRT Word 2 - Defined by ROGUE\_CR\_PBE\_STATE2

Name	MSB	LSB	Default
LINESTRIDE	47	32	---
SW_BYTEMASK	31	0	---

LINESTRIDE

Size 16

Linestride in 1 pixel units. Up to 64k pixels (HW Currently limited to 16k), this is used for Linear textures and twiddle textures with FBC

ROGUE\_CR\_PBE\_WORD2\_MRT6


Size 64

Address: 0x000015b0

Access: read-write

Direction: bothSCOPE: 3D

Member of groups: pbe\_shared



15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

SW\_BYTEMASK ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SW\_BYTEMASK ...

MRT Word 2 - Defined by ROGUE\_CR\_PBE\_STATE2

Name	MSB	LSB	Default
LINESTRIDE	47	32	---
SW_BYTEMASK	31	0	---

# LINESTRIDE

Size 16

Linestride in 1 pixel units. Up to 64k pixels (HW Currently limited to 16k), this is used for Linear textures and twiddle textures with FBC

## ROGUE\_CR\_PBE\_WORD2\_MRT7

Size 64

Address: 0x000015b8

Access: read-write

Direction: bothSCOPE: 3D

Member of groups: pbe\_shared

63	62	61	60	59	58	57	56
----	----	----	----	----	----	----	----

reserved

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----

reserved

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

LINESTRIDE ( ) ...

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

LINESTRIDE ( )

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

SW\_BYTEMASK ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

SW\_BYTEMASK ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

SW\_BYTEMASK ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SW\_BYTEMASK ...

MRT Word 2 - Defined by ROGUE\_CR\_PBE\_STATE2

Name	MSB	LSB	Default
LINESTRIDE	47	32	---
SW_BYTEMASK	31	0	---

# LINESTRIDE

Size 16

Linestride in 1 pixel units. Up to 64k pixels (HW Currently limited to 16k), this is used for Linear textures and twiddle textures with FBC

---

## ROGUE\_CR\_PDS\_BGRND0\_BASE

Size 64

Address: 0x000006a0

Access: read-write

Member of groups: texas3 texas hub

63	62	61	60	59	58	57	56
TEXUNICODE_ADDR (PDS_ADDR) ...							
55	54	53	52	51	50	49	48
TEXUNICODE_ADDR (PDS_ADDR) ...							
47	46	45	44	43	42	41	40
TEXUNICODE_ADDR (PDS_ADDR) ...							
39	38	37	36	35	34	33	32
TEXUNICODE_ADDR (PDS_ADDR)				reserved			
31	30	29	28	27	26	25	24
SHADER_ADDR (PDS_ADDR) ...							
23	22	21	20	19	18	17	16
SHADER_ADDR (PDS_ADDR) ...							
15	14	13	12	11	10	9	8
SHADER_ADDR (PDS_ADDR) ...							
7	6	5	4	3	2	1	0
				reserved			

PDS Background Setup Word 0

Name	Type	MSB	LSB	Default
TEXUNICODE_ADDR	PDS_ADDR	63	36	---
SHADER_ADDR	PDS_ADDR	31	4	---

---

## ROGUE\_CR\_PDS\_BGRND1\_BASE

Size 64

Address: 0x000006a8

Access: read-write

Member of groups: texas3 texas hub

63	62	61	60	59	58	57	56
TEXTUREDATA_ADDR (PDS_ADDR) ...							
55	54	53	52	51	50	49	48
TEXTUREDATA_ADDR (PDS_ADDR) ...							

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

TEXTUREDATA\_ADDR (PDS\_ADDR) ...

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

TEXTUREDATA\_ADDR (PDS\_ADDR) *reserved*

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

VARYING\_ADDR (PDS\_ADDR) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

VARYING\_ADDR (PDS\_ADDR) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

VARYING\_ADDR (PDS\_ADDR) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

VARYING\_ADDR (PDS\_ADDR) *reserved*

PDS Background Setup Word 1

Name	Type	MSB	LSB	Default
TEXTUREDATA_ADDR	PDS_ADDR	63	36	---
VARYING_ADDR	PDS_ADDR	31	4	---

## ROGUE\_CR\_PDS\_BGRND3\_SIZEINFO

Size 64

Address: 0x000006b8

Access: read-write

Member of groups: texas3 texas hub

63	62	61	60	59	58	57	56
----	----	----	----	----	----	----	----

USC\_SHAREDSIZE (..) ...

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----

USC\_SHAREDSIZE (..) *reserved*

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

*reserved* PDS\_BATCHNUM (..) ...

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

PDS\_BATCHNUM (..)

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

PDS\_UNIFORMSIZE (..) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

PDS\_UNIFORMSIZE (..) PDS\_TEXTURESTATESIZE (..)

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

PDS\_VARYINGSIZE (..) USC\_VARYINGSIZE (..) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

USC\_VARYINGSIZE (..) PDS\_TEMPSIZE (..) ...

If any of the size fields are 0, then that program will not be run. PDS\_BGRND\_PIXELSHADERSIZE is always 2 128 Bit Words

Name	Type	MSB	LSB	Default
USC_SHAREDSSIZE	—	63	55	---
PDS_BATCHNUM	—	45	32	---
PDS_UNIFORMSIZE	—	31	23	---
PDS_TEXTURESTATESIZE	—	22	16	---
PDS_VARYINGSIZE	—	15	10	---
USC_VARYINGSIZE	—	9	4	---
PDS_TEMPSIZE	—	3	0	---

## USC\_SHAREDSSIZE

Size 9

The common store allocation size for the shared registers (texture and uniform data combined)

## PDS\_BATCHNUM

Size 14

The batch ID to be associated with the background

## PDS\_UNIFORMSIZE

Size 9

The size of the Uniform PDS Data Segment in 128 bit words

## PDS\_TEXTURESTATESIZE

Size 7

The size of the Texture PDS Data Segment in 128 bit words

## PDS\_VARYINGSIZE

Size 6

The size of the Varying/Coefficient PDS Data Segment in 128 bit words

## USC\_VARYINGSIZE

Size 6

The size of the Varying/Coefficient USC Common Store Data in 4x128 bit words

## PDS\_TEMPSIZE

Size 4

0 = 0 128 bit words, 1 = 1 128 bit word, this applies to coefficient, uniform and varying state

---

## ROGUE\_CR\_PDS\_COEFF\_FREE\_PROG

Size 62

Address: 0x00000778

Access: read-write

Member of groups: blackpearl

63	62	61	60	59	58	57	56

-	DATA_SIZE ( )						
55	54	53	52	51	50	49	48
DATA_ADDR ( ) ...							
47	46	45	44	43	42	41	40
DATA_ADDR ( ) ...							
39	38	37	36	35	34	33	32
DATA_ADDR ( ) ...							
31	30	29	28	27	26	25	24
DATA_ADDR ( )				CODE_ADDR ( ) ...			
23	22	21	20	19	18	17	16
CODE_ADDR ( ) ...							
15	14	13	12	11	10	9	8
CODE_ADDR ( ) ...							
7	6	5	4	3	2	1	0
CODE_ADDR ( ) ...							

The PDS code address for the PDS coefficient free program to free any zombie coefficient resource allocated by the HS shader. This program has a zero size of the following resource: temp, unified store, common store, usv store. The data size is 256bits by default. This pds programm will spawn a dummy usc shader as well

Name	MSB	LSB	Default
DATA_SIZE	61	56	0x2
DATA_ADDR	55	28	---
CODE_ADDR	27	0	---

## ROGUE\_CR\_PDS\_CTRL

Size 63

Address: 0x00000600

Access: read-write

Member of groups: texas3 texas hub

63	62	61	60	59	58	57	56			
-	reserved									
55				54	53	52	51	50	49	48
SM_OVERLAP_ENABLE ( )				reserved						
47	46	45	44	43	42	41	40			
reserved										
39	38	37	36	35	34	33	32			
reserved										
31	30	29	28	27	26	25	24			
MAX_NUM_CDM_TASKS ( )										
23	22	21	20	19	18	17	16			

MAX\_NUM\_PDM\_TASKS ( )

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

MAX\_NUM\_VDM\_TASKS ( )

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

reserved

Controls the maximum number of tasks per data master (per USC). There are a maximum of 48 tasks in the system

Name	Type	MSB	LSB	Default
SM_OVERLAP_ENABLE	—	55	55	0x1
MAX_NUM_CDM_TASKS	—	31	24	0x30
MAX_NUM_PDM_TASKS	—	23	16	0x30
MAX_NUM_VDM_TASKS	—	15	8	0x30

## MAX\_NUM\_VDM\_TASKS

Size 8

The maximum number of vertex tasks (VS, HS, GS when Tess not enabled) allowed on each USC, range 0 to 39 (Note reduced range to prevent Pixel /VDM system deadlock)

## MAX\_NUM\_PDM\_TASKS

Size 8

The maximum number of pixel tasks allowed on each USC, range 0 to 48

## MAX\_NUM\_CDM\_TASKS

Size 8

The maximum number of compute tasks allowed on each USC, range 0 to 48

## SM\_OVERLAP\_ENABLE

Size 1

Enable per Data Master slot tracking within the PDS Slot Manager (SM) for improved performance while running overlapped

---

## ROGUE\_CR\_PM\_DEALLOCATED\_MASK\_STATUS

Size 20

Address: 0x00000360

Access: readonly

Member of groups: jones tornado bifpmcache

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

- reserved

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

TOP ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

TOP ( ) ...

Name	Type	MSB	LSB	Default
TOP	—	15	0	---

## TOP

Size 16

This status register contains a bitmask of the macrotiles freed at this point in the render

ROGUE\_CR\_PM\_PDS\_MTILEFREE\_STATUS">

---

## ROGUE\_CR\_PM\_PDS\_MTILEFREE\_STATUS

Size 17

Address: 0x00000370

Access: readonly

Member of groups: jones tornado bifpmcache

23	22	21	20	19	18	17	16
-							OP (..) ...

15	14	13	12	11	10	9	8
OP (..) ...							

7	6	5	4	3	2	1	0
OP (..) ...							

Name	Type	MSB	LSB	Default
OP	—	16	0	---

## OP

Size 17

This status register indicates the macrotile number of the PDSs current macrotile free request

---

## ROGUE\_CR\_PPP\_CTRL

Size 13

Address: 0x00000c88

Access: read-write

Member of groups: jones blackpearl tiling ta

15	14	13	12	11	10	9	8
-			VPT_SCISSOR (..)	FLUSH_MODE (..)	BFCULL_RESTRICT_CLIP (..)	FIXED_POINT_FORMAT (..)	DEFAULT_POINT_SIZE (..)

7	6	5	4	3	2	1	0
BFCULL1_DISABLE (..)	BFCULL2_DISABLE (..)	FCCULL_DISABLE (..)	OSCUDD_DISABLE (..)	PSOCULL_DISABLE (..)	SOCULL_DISABLE (..)	WCLAMPEN (..)	OPENGL (..) ...

This register controls the global setup of the PPP.

Name	Type	MSB	LSB	Default
VPT_SCISSOR	—	12	12	0
FLUSH_MODE	—	11	11	0
BFCULL_RESTRICT_CLIP	—	10	10	---
FIXED_POINT_FORMAT	—	9	9	---
DEFAULT_POINT_SIZE	—	8	8	---
BFCULL1_DISABLE	—	7	7	---



BFCULL2_DISABLE	_	6	6	---
FCCULL_DISABLE	_	5	5	---
OSCULL_DISABLE	_	4	4	---
PSOCULL_DISABLE	_	3	3	---
SOCULL_DISABLE	_	2	2	---
WCLAMPEN	_	1	1	---
OPENGL	_	0	0	---

## VPT\_SCISSOR

Size 1

When 0 the PPP will insert state updates on change of VPT ID, When 1 this feature is disabled

## FLUSH\_MODE

Size 1

when 0 PPP will suppress end of draw call flushed from reaching the Clipper and TA pipeline, This will break batch number functionality but will give better primitive block utilisation. when 1 PPP will not suppress any flushes

## BFCULL\_RESTRICT\_CLIP

Size 1

When set, clipped primitives are only back-face culled after the clipper. 0 Enable early back face cull for clipped primitives 1 Disable early cull

## FIXED\_POINT\_FORMAT

Size 1

When set, the PPP will use a fixed point format of 16.8 rather than 16.4. 0 16.4 fixed point format 1 16.8 fixed point format

## DEFAULT\_POINT\_SIZE

Size 1

When set, the PPP will use the default point size rather than reading it from the vertex. 0 Point size read from vertex 1 Default point size of 3F800000 used

## BFCULL1\_DISABLE

Size 1

Disable for fully clipped culling 0 First back face cull block enabled 1 First back face cull block disabled

## BFCULL2\_DISABLE

Size 1

Disable for fully clipped culling 0 Second back face cull block enabled 1 Second back face cull block disabled

## FCCULL\_DISABLE

Size 1

Disable for fully clipped culling 0 Fully clipped culling enabled 1 Fully clipped culling disabled

## OSCULL\_DISABLE

Size 1

Disable for off screen culling 0 Off screen culling enabled 1 Off screen culling disabled

## PSOCULL\_DISABLE

Size 1

Disable for perfect small object culling 0 Perfect small object culling enabled 1 Perfect small object culling disabled

## SOCULL\_DISABLE

Size 1

Disable for small object culling 0 Small object culling enabled 1 Small object culling disabled

## WCLAMPEN

Size 1

Enable W clamping 0 W clamping disabled 1 W clamping enabled

## OPENGL

Size 1

Select OpenGL or D3D mode 0 D3D 1 OpenGL

---

## ROGUE\_CR\_TA\_CONTEXT\_STATE\_BASE

Size 40

Address: 0x00000cc0

Access: read-write

Member of groups: blackpearl jones tornado ta hub

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

ADDR (..) ...

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

ADDR (..) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ADDR (..) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ADDR (..) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

ADDR (..) ... reserved

The base address in external memory of the TA's context state buffer, to which the PPP will store the state on a context store and from which the VDM will reload on a context resume

Name	Type	MSB	LSB	Default
ADDR	—	39	4	---

## ADDR

Size 36

1TB range, 128-bit aligned base address

---

## ROGUE\_CR\_TDM\_CB

Size: 20

Address: 0x00002610Default: 0

**Type:** Register**Direction:** read-write**SCOPE:** 2D

**Register banks:** tdm\_dv jones

**Kick pipeline:** two\_d\_fe

23	22	21	20	19	18	17	16
-				SIZE ( ) ...			

15	14	13	12	11	10	9	8
SIZE ( ) ...							

7	6	5	4	3	2	1	0
SIZE ( )				reserved			

TDM Circular Buffer Size in 256-bit words

Name	MSB	LSB	Default	Description	Bank Filter
SIZE	19	5	0	1MB range, 256-bit granular TDM Circular Buffer Size	

## ROGUE\_CR\_TDM\_CB.SIZE

**Size:** 15

**Type:** Define

**ALIGN:** 5

1MB range, 256-bit granular TDM Circular Buffer Size

---

## ROGUE\_CR\_TDM\_CB\_BASE

**Size:** 40

**Address:** 0x00002608**Default:** 0

**Type:** Register**Direction:** read-write**SCOPE:** 2D

**Register banks:** tdm\_dv jones

**Kick pipeline:** two\_d\_fe

39	38	37	36	35	34	33	32
ADDR ( ) ...							

31	30	29	28	27	26	25	24
ADDR ( ) ...							

23	22	21	20	19	18	17	16
ADDR ( ) ...							

15	14	13	12	11	10	9	8
ADDR ( )				reserved			

7	6	5	4	3	2	1	0
reserved							

TDM Circular Buffer base address

Name	MSB	LSB	Default	Description	Bank Filter
ADDR	39	12	0	1 TB range, 4KB aligned base address for TDM control stream circular buffer	

# ROGUE\_CR\_TDM\_CB\_BASE.ADDR

Size: 28

Type: Define

ALIGN: 12

1 TB range, 4KB aligned base address for TDM control stream circular buffer

# ROGUE\_CR\_TDM\_CB\_QUEUE

Size: 40

Address: 0x00002618Default: 0

Type: RegisterDirection: read-writeSCOPE: 2D

Register banks: tdm\_dv jones

Kick pipeline: two\_d\_fe

39	38	37	36	35	34	33	32
CTRL_BASE_ADDR (..) ...							

31	30	29	28	27	26	25	24
CTRL_BASE_ADDR (..) ...							

23	22	21	20	19	18	17	16
CTRL_BASE_ADDR (..) ...							

15	14	13	12	11	10	9	8
CTRL_BASE_ADDR (..) ...							

7	6	5	4	3	2	1	0
CTRL_BASE_ADDR (..) ... reserved							

TDM Circular Buffer Queue Control Base Address

Name	MSB	LSB	Default	Description	Bank Filter
CTRL_BASE_ADDR	39	7	0	1 TB range, 1024-bit aligned base address for TDM queue control structure	

# ROGUE\_CR\_TDM\_CB\_QUEUE.CTRL\_BASE\_ADDR

Size: 33

Type: Define

ALIGN: 7

# ROGUE\_CR\_TDM\_CONTEXT\_STATE\_BASE

Size: 40

Address: 0x00002648Default: 0

Type: RegisterDirection: read-writeSCOPE: 2D

Register banks: tdm\_dv jones

Kick pipeline: two\_d\_fe

39	38	37	36	35	34	33	32
ADDR (..) ...							

--	--	--	--	--	--	--	--

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

ADDR ( ) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ADDR ( ) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ADDR ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

ADDR ( ) *reserved*

The base address in external memory of the TDM's context state buffer, to which it will store its snapshot state on a context store and from which it will reload on a TDM start pulse.

Name	MSB	LSB	Default	Description	Bank Filter
ADDR	39	7	0	1TB range, 1024-bit aligned base address	

## ROGUE\_CR\_TDM\_CONTEXT\_STATE\_BASE.ADDR

**Size:** 33

**Type:** Define

**ALIGN:** 7

1TB range, 1024-bit aligned base address

## ROGUE\_CR\_TE\_PSG

**Size** 23

**Address:** 0x00000c28

**Access:** read-write

**Member of groups:** jones tiling tornado ta

23	22	21	20	19	18	17	16
-	FORCE_PROTECT ( )	CS_SIZE ( )	ENABLE_PWR_GATE_STATE ( )	ENABLE_CONTEXT_STATE_RESTORE ( )	ZONLYRENDER ( )	COMPLETEONTERMINATE ( )	<i>reserved</i>

15	14	13	12	11	10	9	8
<i>reserved</i>	CACHE_BYPASS ( )	FORCENEWSTATE ( )	<i>reserved</i>	REGION_STRIDE ( ) ...			

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

REGION\_STRIDE ( ) ...

This register defines the global control for the Parameter Stream Generator within the Tiling Co-Processor. This module formats the display list generated by the Tiling Co-Processor.

Name	Type	MSB	LSB	Default
FORCE_PROTECT	—	22	22	0
CS_SIZE	—	21	21	0
ENABLE_PWR_GATE_STATE	—	20	20	0x1
ENABLE_CONTEXT_STATE_RESTORE	—	19	19	0
ZONLYRENDER	—	18	18	0
COMPLETEONTERMINATE	—	17	17	0x1
CACHE_BYPASS	—	14	14	0
FORCENEWSTATE	—	13	13	0
REGION_STRIDE	—	10	0	0x6

## FORCE\_PROTECT

Size 1

When set, the TE shall force the PROTECT bit to 1 for all tiles

## CS\_SIZE

Size 1

Size of control stream chunk. 0x0 512 bit 0x1 1024 bit

## ENABLE\_PWR\_GATE\_STATE

Size 1

Enables TE PSG power gate state init. 0x0 Disable 0x1 Enable

## ENABLE\_CONTEXT\_STATE\_RESTORE

Size 1

Enables sampling of Driver TE\_STATE\_ISP\_STATE\_ID and TE\_ACTIVE\_MTILE registers on context switch/restore when set, when reset current local value is preserved.

## ZONLYRENDER

Size 1

Don't invalidate Tail Pointer Cache entries on a Terminate command. Only effective when COMPLETEONTERMINATE is 0x0 0x0 Do Invalidate 0x1 Don't Invalidate

## COMPLETEONTERMINATE

Size 1

0x1 Write region headers, terminate streams and invalidate tail pointer cache entries on terminate. 0x0 If ZONLYRENDER = 0x0 then force an Interrupt, however if ZONLYRENDER = 0x1 then write region headers and terminate streams.

## CACHE\_BYPASS

Size 1

when set, PSG sets its write only cache to bypass mode, effectively disabling the cache

## FORCENEWSTATE

Size 1

Always embed state information in control stream. Debug only.

## REGION\_STRIDE

Size 11

Number of 4kB Pages devoted to region headers for each Render Target - max needed = 0x500

---

## ROGUE\_CR\_TE\_PSGREGION\_ADDR

Size 40

Address: 0x00000c38

Access: read-write

Member of groups: jones tiling tornado ta

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

HEAP ( )	BASE ( ) ...
----------	--------------

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

BASE ( ) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

BASE ( ) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

BASE ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

BASE ( ) *reserved*

This register defines the base address in memory of the Region Header writes by the TA. Region headers are the first part of the display list and contain an entry per tile with information on global setup and a link address to parameters.

Name	Type	MSB	LSB	Default
HEAP	—	39	34	---
BASE	—	33	6	---

## HEAP

Size 6

1TB Addressable, 16GB aligned Heap Address for Region Header writes

## BASE

Size 28

16GB Addressable, 512-bit aligned Base Address for Region Header writes

---

## ROGUE\_CR\_TLA\_CMD\_STREAM

Size 50

Address: 0x00000188

Access: read-write

Member of groups: jones sidekick2 sidekick

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----

- BURST\_SIZE ( ) ...

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

BURST\_SIZE ( )

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

ADDRESS ( ) ...

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

ADDRESS ( ) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ADDRESS ( ) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ADDRESS ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

ADDRESS (..) ...

TLA command stream location (address) and size.

Name	MSB	LSB	Default
BURST_SIZE	49	40	0
ADDRESS	39	0	0

## BURST\_SIZE

Size 10

Represents the number of 64-bit commands to fetch

## ADDRESS

Size 40

Address the TLA should start fetching command stream data from. Minimum granularity is 64-bit aligned

## ROGUE\_CR\_TPU

Size 9

Address: 0x00001780

Access: read-write

Member of groups: usc tpu tpu\_mcu\_l0

15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	MCU_PDS_L0_OFF (..)

7	6	5	4	3	2	1	0
TAG_CEM_64_FACE_PACKING (..)	TAG_ENABLE_MMU_PREFETCH (..)	TAG_CEM_4K_FACE_PACKING (..)	MADD_CONFIG_L0OFF (..)	TAG_CEM_FACE_PACKING (..)	TAG_CEMEDGE_DONTFILTER (..)	TAG_CEMGRAD_DONTNEGATE (..)	MADD_CONFIG_DXT35_TRANSOVR (..) ...

Global control to TPU\_MCU\_L0|tpu

Name	Type	MSB	LSB	Default
MCU_PDS_L0_OFF	—	8	8	0
TAG_CEM_64_FACE_PACKING	—	7	7	0
TAG_ENABLE_MMU_PREFETCH	—	6	6	0x1
TAG_CEM_4K_FACE_PACKING	—	5	5	0
MADD_CONFIG_L0OFF	—	4	4	0
TAG_CEM_FACE_PACKING	—	3	3	0
TAG_CEMEDGE_DONTFILTER	—	2	2	0
TAG_CEMGRAD_DONTNEGATE	—	1	1	0
MADD_CONFIG_DXT35_TRANSOVR	—	0	0	0

## MADD\_CONFIG\_DXT35\_TRANSOVR

Size 1

When set this disables alternative mode implied by colour0 > colour1 for DXT3 to DXT5

## TAG\_CEMGRAD\_DONTNEGATE

Size 1

Pixel data master. Disable negation for user supplied gradients for cem swap i.e. will only swap dudx etc not negate



## TAG\_CEMEDGE\_DONTFILTER

Size 1

Pixel data master. Disable filtering over edges/corners for CEM. When set to 1, HW will be seemfull, ie, always stay in the current map, always honour the addressmode. When set to 0, HW will be seamless, ie, ignore addressmode, filter between faces at the edges/corners

## TAG\_CEM\_FACE\_PACKING

Size 1

Pixel data master. Enable dword alignment between CEM faces when set to 1

## MADD\_CONFIG\_L0OFF

Size 1

When set this disables MADD P0 L0 cache

## TAG\_CEM\_4K\_FACE\_PACKING

Size 1

Pixel data master. Enable 4K-byte alignment between CEM faces when set to 1. It applies for both when mipmap is enabled or disabled

## TAG\_ENABLE\_MMU\_PREFETCH

Size 1

Enables generation of prefetch requests to the MMU

## TAG\_CEM\_64\_FACE\_PACKING

Size 1

Pixel data master. Enable 64-byte alignment between CEM faces when set to 1. It applies for both when mipmap is enabled or disabled

## MCU\_PDS\_L0\_OFF

Size 1

Turn off MCU PDSL0 cache

---

## ROGUE\_CR\_TPU\_BORDER\_COLOUR\_TABLE\_CDM

Size 38

Address: 0x000017a8

Access: read-write

Member of groups: tpu tpu\_mcu\_l0

39	38	37	36	35	34	33	32
-	BORDER_COLOUR_TABLE_ADDRESS ( ) ...						

31	30	29	28	27	26	25	24
BORDER_COLOUR_TABLE_ADDRESS ( ) ...							

23	22	21	20	19	18	17	16
BORDER_COLOUR_TABLE_ADDRESS ( ) ...							

15	14	13	12	11	10	9	8
BORDER_COLOUR_TABLE_ADDRESS ( ) ...							

--	--	--	--	--	--	--	--

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

BORDER\_COLOUR\_TABLE\_ADDRESS ( ) ...

Base address for the border colour table

Name	Type	MSB	LSB	Default
BORDER_COLOUR_TABLE_ADDRESS	_	37	0	0

## BORDER\_COLOUR\_TABLE\_ADDRESS

Size 38

Base address DWORD aligned for the location in memory of the border colour table for the CDM

---

## ROGUE\_CR\_TPU\_BORDER\_COLOUR\_TABLE\_PDM

Size 38

Address: 0x00001790

Access: read-write

Member of groups: tpu tpu\_mcu\_I0

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

- BORDER\_COLOUR\_TABLE\_ADDRESS ( ) ...

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

BORDER\_COLOUR\_TABLE\_ADDRESS ( ) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

BORDER\_COLOUR\_TABLE\_ADDRESS ( ) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

BORDER\_COLOUR\_TABLE\_ADDRESS ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

BORDER\_COLOUR\_TABLE\_ADDRESS ( ) ...

Base address for the border colour table

Name	Type	MSB	LSB	Default
BORDER_COLOUR_TABLE_ADDRESS	_	37	0	0

## BORDER\_COLOUR\_TABLE\_ADDRESS

Size 38

Base address DWORD aligned for the location in memory of the border colour table for the PDM

---

## ROGUE\_CR\_TPU\_BORDER\_COLOUR\_TABLE\_VDM

Size 38

Address: 0x000017a0

Access: read-write

Member of groups: tpu tpu\_mcu\_I0

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

- BORDER\_COLOUR\_TABLE\_ADDRESS ( ) ...

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

BORDER\_COLOUR\_TABLE\_ADDRESS ( ) ...

23 22 21 20 19 18 17 16

BORDER\_COLOUR\_TABLE\_ADDRESS ( ) ...

15 14 13 12 11 10 9 8

BORDER\_COLOUR\_TABLE\_ADDRESS ( ) ...

7 6 5 4 3 2 1 0

BORDER\_COLOUR\_TABLE\_ADDRESS ( ) ...

Base address for the border colour table

Name	Type	MSB	LSB	Default
BORDER_COLOUR_TABLE_ADDRESS	_	37	0	0

## BORDER\_COLOUR\_TABLE\_ADDRESS

Size 38

Base address DWORD aligned for the location in memory of the border colour table for the VDM

---

## ROGUE\_CR\_TPU\_CEM\_CDM

Size 8

Address: 0x00001810

Access: read-write

Member of groups: usc tpu tpu\_mcu\_i0

7	6	5	4	3	2	1	0
TAG_CEM_64_FACE_PACKING ( )	<i>reserved</i>	TAG_CEM_4K_FACE_PACKING ( )	<i>reserved</i>	TAG_CEM_FACE_PACKING ( )	TAG_CEMEDGE_DONTFILTER ( )	TAG_CEMGRAD_DONTNEGATE ( )	<i>reserved</i>

Global control to CEM textures for compute data master

Name	Type	MSB	LSB	Default
TAG_CEM_64_FACE_PACKING	_	7	7	0
TAG_CEM_4K_FACE_PACKING	_	5	5	0
TAG_CEM_FACE_PACKING	_	3	3	0
TAG_CEMEDGE_DONTFILTER	_	2	2	0
TAG_CEMGRAD_DONTNEGATE	_	1	1	0

## TAG\_CEMGRAD\_DONTNEGATE

Size 1

Compute data master. Disable negation for user supplied gradients for cem swap i.e. will only swap dudx etc not negate

## TAG\_CEMEDGE\_DONTFILTER

Size 1

Compute data master. Disable filtering over edges/corners for CEM. When set to 1, HW will be seemfull, ie, always stay in the current map, always honour the addressmode. When set to 0, HW will be seamless, ie, ignore addressmode, filter between faces at the edges/corners

## TAG\_CEM\_FACE\_PACKING

Size 1

Compute data master. Enable dword alignment between CEM faces when set to 1

## TAG\_CEM\_4K\_FACE\_PACKING

Size 1

Compute data master. Enable 4K-byte alignment between CEM faces when set to 1. It applies for both when mipmap is enabled or disabled

## TAG\_CEM\_64\_FACE\_PACKING

Size 1

Compute data master. Enable 64-byte alignment between CEM faces when set to 1. It applies for both when mipmap is enabled or disabled

---

## ROGUE\_CR\_TPU\_CEM\_VDM

Size 8

Address: 0x00001800

Access: read-write

Member of groups: usc tpu tpu\_mcu\_i0

7	6	5	4	3	2	1	0
TAG_CEM_64_FACE_PACKING (_)	<i>reserved</i>	TAG_CEM_4K_FACE_PACKING (_)	<i>reserved</i>	TAG_CEM_FACE_PACKING (_)	TAG_CEMEDGE_DONTFILTER (_)	TAG_CEMGRAD_DONTNEGATE (_)	<i>reserved</i>

Global control to CEM textures for vertex data master

Name	Type	MSB	LSB	Default
TAG_CEM_64_FACE_PACKING	—	7	7	0
TAG_CEM_4K_FACE_PACKING	—	5	5	0
TAG_CEM_FACE_PACKING	—	3	3	0
TAG_CEMEDGE_DONTFILTER	—	2	2	0
TAG_CEMGRAD_DONTNEGATE	—	1	1	0

## TAG\_CEMGRAD\_DONTNEGATE

Size 1

Vertex data master. Disable negation for user supplied gradients for cem swap i.e. will only swap dudx etc not negate

## TAG\_CEMEDGE\_DONTFILTER

Size 1

Vertex data master. Disable filtering over edges/corners for CEM. When set to 1, HW will be seemfull, ie, always stay in the current map, always honour the addressmode. When set to 0, HW will be seamless, ie, ignore addressmode, filter between faces at the edges/corners

## TAG\_CEM\_FACE\_PACKING

Size 1

Vertex data master. Enable dword alignment between CEM faces when set to 1

## TAG\_CEM\_4K\_FACE\_PACKING

Size 1

Vertex data master. Enable 4K-byte alignment between CEM faces when set to 1. It applies for both when mipmap is enabled or disabled

## TAG\_CEM\_64\_FACE\_PACKING

Size 1

Vertex data master. Enable 64-byte alignment between CEM faces when set to 1. It applies for both when mipmap is enabled or disabled

## ROGUE\_CR\_TPU\_TAG\_CDM\_CTRL

Size 5

Address: 0x00001858

Access: read-write

Member of groups: tpu tpu\_mcu\_i0

7	6	5	4	3	2	1	0
-		reserved	AF_RATIO_TRUNCATE_TO_INTEGER (.)	AF_RATIO_TRUNCATE_TO_HALF (.)	AF_FILTERING_MODE (.)	YUV_CAM_INVALIDATE (.)	...

Global control to TAG for the compute data master

Name	Type	MSB	LSB	Default
AF_RATIO_TRUNCATE_TO_INTEGER	—	3	3	0
AF_RATIO_TRUNCATE_TO_HALF	—	2	2	0
AF_FILTERING_MODE	—	1	1	0
YUV_CAM_INVALIDATE	—	0	0	0

## YUV\_CAM\_INVALIDATE

Size 1

When set, will invalidate YUV CSC CAM to reset the CSC coefficients. It should be set when the TPU is not performing CSC.

## AF\_FILTERING\_MODE

Size 1

0 current mode, 1 new mode.

## AF\_RATIO\_TRUNCATE\_TO\_HALF

Size 1

0 current mode, 1 truncate the fractional part of the calculated AF ratio to 0.5

## AF\_RATIO\_TRUNCATE\_TO\_INTEGER

Size 1

0 current mode, 1 clear the fractional part of the calculated AF ratio

---

## ROGUE\_CR\_USC\_CLEAR\_REGISTER0

Size 32

Address: 0x00004078

Access: read-write

Member of groups: pbe texas jones tornado usc

31	30	29	28	27	26	25	24
VAL (.)	...						
23	22	21	20	19	18	17	16
VAL (.)	...						
15	14	13	12	11	10	9	8
VAL (.)	...						
7	6	5	4	3	2	1	0

VAL ( ) ...

Name	Type	MSB	LSB	Default
VAL	—	31	0	0

## VAL

Size 32

Clear Colour register 0

---

## ROGUE\_CR\_USC\_CLEAR\_REGISTER1

Size 32

Address: 0x00004080

Access: read-write

Member of groups: pbe texas jones tornado usc

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

VAL ( ) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

VAL ( ) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

VAL ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

VAL ( ) ...

Name	Type	MSB	LSB	Default
VAL	—	31	0	0

## VAL

Size 32

Clear Colour register 1

---

## ROGUE\_CR\_USC\_CLEAR\_REGISTER2

Size 32

Address: 0x00004088

Access: read-write

Member of groups: pbe texas jones tornado usc

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

VAL ( ) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

VAL ( ) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

VAL ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

VAL ( ) ...							

Name	Type	MSB	LSB	Default
VAL	_	31	0	0

**VAL**  
Size 32

Clear Colour register 2

---

**ROGUE\_CR\_USC\_CLEAR\_REGISTER3**  
Size 32

Address: 0x00004090

Access: read-write

Member of groups: pbe texas jones tornado usc

31	30	29	28	27	26	25	24
VAL ( ) ...							

23	22	21	20	19	18	17	16
VAL ( ) ...							

15	14	13	12	11	10	9	8
VAL ( ) ...							

7	6	5	4	3	2	1	0
VAL ( ) ...							

Name	Type	MSB	LSB	Default
VAL	_	31	0	0

**VAL**  
Size 32

Clear Colour register 3

---

**ROGUE\_CR\_USC\_CLEAR\_REGISTER4**  
Size: 32

Address: 0x000042e0Default: 0

Type: RegisterDirection: read-write

Register banks: pbe\_shared

Kick pipeline: frag\_be

31	30	29	28	27	26	25	24
VAL ( ) ...							

23	22	21	20	19	18	17	16
VAL ( ) ...							

15	14	13	12	11	10	9	8

VAL (..) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

VAL (..) ...

Name	MSB	LSB	Default	Description	Bank Filter
VAL	31	0	0	Clear Colour register 4	

## ROGUE\_CR\_USC\_CLEAR\_REGISTER4.VAL

Size: 32

Type: Define

Clear Colour register 4

---

## ROGUE\_CR\_USC\_CLEAR\_REGISTER5

Size: 32

Address: 0x000042e8Default: 0

Type: RegisterDirection: read-write

Register banks: pbe\_shared

Kick pipeline: frag\_be

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

VAL (..) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

VAL (..) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

VAL (..) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

VAL (..) ...

Name	MSB	LSB	Default	Description	Bank Filter
VAL	31	0	0	Clear Colour register 5	

## ROGUE\_CR\_USC\_CLEAR\_REGISTER5.VAL

Size: 32

Type: Define

Clear Colour register 5

---

## ROGUE\_CR\_USC\_CLEAR\_REGISTER6

Size: 32

Address: 0x000042f0Default: 0

Type: RegisterDirection: read-write

Register banks: pbe\_shared

Kick pipeline: frag\_be

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----



VAL (..) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

VAL (..) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

VAL (..) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

VAL (..) ...

Name	MSB	LSB	Default	Description	Bank Filter
VAL	31	0	0	Clear Colour register 6	

## ROGUE\_CR\_USC\_CLEAR\_REGISTER6.VAL

Size: 32

Type: Define

Clear Colour register 6

---

## ROGUE\_CR\_USC\_CLEAR\_REGISTER7

Size: 32

Address: 0x000042f8Default: 0

Type: RegisterDirection: read-write

Register banks: pbe\_shared

Kick pipeline: frag\_be

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

VAL (..) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

VAL (..) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

VAL (..) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

VAL (..) ...

Name	MSB	LSB	Default	Description	Bank Filter
VAL	31	0	0	Clear Colour register 7	

## ROGUE\_CR\_USC\_CLEAR\_REGISTER7.VAL

Size: 32

Type: Define

Clear Colour register 7

---

## ROGUE\_CR\_USC\_G0

Size 8

Address: 0x00004098

Access: read-write

Member of groups: jones tornado bifpmcache

7	6	5	4	3	2	1	0
P (..) ...							

Name	Type	MSB	LSB	Default
P	-	7	0	0

**P**

Size 8

Global, cross-thread-accessible read/write register for USC programs via the 'special' bank type

---

## ROGUE\_CR\_USC\_G1

Size 8

Address: 0x000040a0

Access: read-write

Member of groups: jones tornado bifpmcache

7	6	5	4	3	2	1	0
P (..) ...							

Name	Type	MSB	LSB	Default
P	-	7	0	0

**P**

Size 8

Global, cross-thread-accessible read/write register for USC programs via the 'special' bank type

**ID**

Size 32

stream out primitive id field

---

## ROGUE\_CR\_USC\_PIXEL\_OUTPUT\_CTRL

Size 21

Address: 0x00004070

Access: read-write

Member of groups: texas3 texas tpu\_mcu\_i0 bifpmcache usc

23	22	21	20	19	18	17	16
-				PARTITION_MASK (..) ...			

15	14	13	12	11	10	9	8
PARTITION_MASK (..) ...							

7	6	5	4	3	2	1	0
PARTITION_MASK (..)				ENABLE_4TH_PARTITION (..)		WIDTH (PIXEL_WIDTH) ...	

--	--	--	--	--

Name	Type	MSB	LSB	Default
PARTITION_MASK	_	20	3	0x3fff
ENABLE_4TH_PARTITION	_	2	2	0
WIDTH	PIXEL_WIDTH	1	0	0

## PIXEL\_WIDTH

Size 2

Possible Values:

Name	Value/Range	Info
2REGISTERS	0 [ 0]	
4REGISTERS	1 [ 0x1]	
8REGISTERS	2 [ 0x2]	
1REGISTER	3 [ 0x3]	

## ENABLE\_4TH\_PARTITION

Size 1

Enables 4th Partition

## PARTITION\_MASK

Size 18

Partition Enable Mask for USC pixel task

---

## ROGUE\_CR\_VBS\_SO\_PRIM0

Size 32

Address: 0x0000f000

Access: read-write

Member of groups: jones tiling

31	30	29	28	27	26	25	24
ID ( ) ...							

23	22	21	20	19	18	17	16
ID ( ) ...							

15	14	13	12	11	10	9	8
ID ( ) ...							

7	6	5	4	3	2	1	0
ID ( ) ...							

VBS Stream out primitive id

Name	MSB	LSB	Default
ID	31	0	---

## ID

Size 32

stream out primitive id field

---

# ROGUE\_CR\_VBS\_SO\_PRIM1

Size 32

Address: 0x0000f008

Access: read-write

Member of groups: jones tiling

31	30	29	28	27	26	25	24
ID ( ) ...							

23	22	21	20	19	18	17	16
ID ( ) ...							

15	14	13	12	11	10	9	8
ID ( ) ...							

7	6	5	4	3	2	1	0
ID ( ) ...							

VBS Stream out primitive id

Name	MSB	LSB	Default
ID	31	0	---

## ID

Size 32

stream out primitive id field

---

# ROGUE\_CR\_VBS\_SO\_PRIM2

Size 32

Address: 0x0000f010

Access: read-write

Member of groups: jones tiling

31	30	29	28	27	26	25	24
ID ( ) ...							

23	22	21	20	19	18	17	16
ID ( ) ...							

15	14	13	12	11	10	9	8
ID ( ) ...							

7	6	5	4	3	2	1	0
ID ( ) ...							

VBS Stream out primitive id

Name	MSB	LSB	Default
ID	31	0	---

## ROGUE\_CR\_VBS\_SO\_PRIM3

Size 32

Address: 0x0000f018

Access: read-write

Member of groups: jones tiling

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

ID ( ) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ID ( ) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ID ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

ID ( ) ...

VBS Stream out primitive id

Name	MSB	LSB	Default
ID	31	0	---

### ID

Size 32

stream out primitive id field

---

## ROGUE\_CR\_VDM\_BATCH

Size 14

Address: 0x00000420

Access: read-write

Member of groups: jones tornado hub

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

- NUMBER ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

NUMBER ( ) ...

The Batch number is a index list block (draw call) ID which is passed through the GPU pipeline. This is helpful for debug and performance profiling. The starting batch number should be programmed before the first TA phase of every frame The VDM will increment it on every Index List Block across TA phases until reset This register needs to be saved/restored for each context

Name	Type	MSB	LSB	Default
NUMBER	_	13	0	---

### NUMBER

Size 14

---

## ROGUE\_CR\_VDM\_CALL\_STACK\_POINTER

Size 40

Address: 0x00000418

**Access:** read-write

**Member of groups:** jones tornado hub

39	38	37	36	35	34	33	32
ADDR (..) ...							
31	30	29	28	27	26	25	24
ADDR (..) ...							
23	22	21	20	19	18	17	16
ADDR (..) ...							
15	14	13	12	11	10	9	8
ADDR (..) ...							
7	6	5	4	3	2	1	0
ADDR (..)						reserved	

The pointer to the control stream call stack. The current pointer within the VDM's call stack in external memory. The call stack is used whenever a call is made to another control stream, to store the return address (location in current control stream). This register should be programmed before each TA which uses a call stack. This register needs to be saved/restored for each context.

Name	Type	MSB	LSB	Default
ADDR	—	39	3	---

## ADDR

**Size** 37

1TB range, 64-bit aligned base address

---

## ROGUE\_CR\_VDM\_CONTEXT\_RESUME\_TASK0

**Size** 64

**Address:** 0x00000450

**Access:** read-write

**Member of groups:** jones tornado hub

63	62	61	60	59	58	57	56
PDS_STATE1 (..) ...							
55	54	53	52	51	50	49	48
PDS_STATE1 (..) ...							
47	46	45	44	43	42	41	40
PDS_STATE1 (..) ...							
39	38	37	36	35	34	33	32
PDS_STATE1 (..)							
31	30	29	28	27	26	25	24
PDS_STATE0 (..) ...							
23	22	21	20	19	18	17	16
PDS_STATE0 (..) ...							
15	14	13	12	11	10	9	8

PDS_STATE0 ( ) ...									

7	6	5	4	3	2	1	0
PDS_STATE0 ( ) ...							

These words define the PDS State Update task which will be written by the VDM to its context resume control stream on a context store operation. The function of this task is described in the Rogue Context Switching Hardware Specification. Their format is defined in the TRM. This register must be programmed before writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	Type	MSB	LSB	Default
PDS_STATE1	—	63	32	---
PDS_STATE0	—	31	0	---

## PDS\_STATE1

Size 32

## PDS\_STATE0

Size 32

---

## ROGUE\_CR\_VDM\_CONTEXT\_RESUME\_TASK1

Size 32

Address: 0x00000458

Access: read-write

Member of groups: jones tornado hub

31	30	29	28	27	26	25	24
PDS_STATE2 ( ) ...							

23	22	21	20	19	18	17	16
PDS_STATE2 ( ) ...							

15	14	13	12	11	10	9	8
PDS_STATE2 ( ) ...							

7	6	5	4	3	2	1	0
PDS_STATE2 ( ) ...							

This word defines the PDS State Update task which will be written by the VDM to its context resume control stream on a context store operation. The function of this task is described in the Rogue Context Switching Hardware Specification. Its format is defined in the TRM. This register must be programmed before writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	Type	MSB	LSB	Default
PDS_STATE2	—	31	0	---

## PDS\_STATE2

Size 32

---

## ROGUE\_CR\_VDM\_CONTEXT\_RESUME\_TASK2


Size 64

Address: 0x00000460

Access: read-write

Member of groups: jones tornado hub

--	--	--	--	--	--	--	--	--	--



These words defines the Stream Out Sync program which will be written, as a PPP State Update, by the VDM to its context resume control stream on a context store operation The function of this task is described in the Rogue Context Switching Hardware Specifiction Its format is defined in the TRM. This register must be programmed before writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	Type	MSB	LSB	Default
STREAM_OUT2	—	63	32	---
STREAM_OUT1	—	31	0	---

## STREAM\_OUT2

Size 32

## STREAM\_OUT1

Size 32

---


# ROGUE\_CR\_VDM\_CONTEXT\_RESUME\_TASK3

Size 64


Address: 0x0000f068

Access: read-write

Member of groups: jones







These words define the PDS State Update task which will be written by the VDM to its context resume control stream on a context store operation. The function of this task is described in the Rogue Context Switching Hardware Specification. Their format is defined in the TRM. This register must be programmed before writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	MSB	LSB	Default
PDS_STATE1	63	32	---
PDS_STATE0	31	0	---

**PDS\_STATE1**  
Size 32

**PDS\_STATE0**  
Size 32


---

**ROGUE\_CR\_VDM\_CONTEXT\_RESUME\_TASK4**  
Size 32

Address: 0x0000f070

Access: read-write

Member of groups: jones



This word defines the PDS State Update task which will be written by the VDM to its context resume control stream on a context store operation. The function of this task is described in the Rogue Context Switching Hardware Specification. Its format is defined in the TRM. This register must be programmed before writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	MSB	LSB	Default
PDS_STATE2	31	0	---

# PDS\_STATE2

Size 32

<

# PDS\_STATE1

Size 32

# PDS\_STATE0

Size 32

---

## ROGUE\_CR\_VDM\_CONTEXT\_RESUME\_TASK4

Size 32

Address: 0x0000f070

Access: read-write

Member of groups: jones

31	30	29	28	27	26	25	24
PDS_STATE2 (..) ...							
23	22	21	20	19	18	17	16
PDS_STATE2 (..) ...							
15	14	13	12	11	10	9	8
PDS_STATE2 (..) ...							
7	6	5	4	3	2	1	0
PDS_STATE2 (..) ...							

This word defines the PDS State Update task which will be written by the VDM to its context resume control stream on a context store operation. The function of this task is described in the Rogue Context Switching Hardware Specification. Its format is defined in the TRM. This register must be programmed before writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	MSB	LSB	Default
PDS_STATE2	31	0	---

# PDS\_STATE2

Size 32

---

## ROGUE\_CR\_VDM\_CONTEXT\_STATE\_BASE

Size 40

Address: 0x00000428

Access: read-write

Member of groups: blackpearl jones tornado hub

39	38	37	36	35	34	33	32
ADDR (..) ...							
31	30	29	28	27	26	25	24
ADDR (..) ...							
23	22	21	20	19	18	17	16

ADDR ( ) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ADDR ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

ADDR ( )      *reserved*

The base address in external memory of the VDM's context state buffer. On a context store the VDM will store its state to this address, and reload it on a context resume. The size and format of the data written is defined in the LLS section of the TRM. This register must be programmed before initiating a context store by writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	Type	MSB	LSB	Default
ADDR	—	39	4	---

## ADDR

Size 36

1TB range, 128-bit aligned base address

---

## ROGUE\_CR\_VDM\_CONTEXT\_STORE\_TASK0

Size 64

Address: 0x00000438

Access: read-write

Member of groups: jones tornado hub

63	62	61	60	59	58	57	56
----	----	----	----	----	----	----	----

PDS\_STATE1 ( ) ...

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----

PDS\_STATE1 ( ) ...

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

PDS\_STATE1 ( ) ...

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

PDS\_STATE1 ( )

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

PDS\_STATE0 ( ) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

PDS\_STATE0 ( ) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

PDS\_STATE0 ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

PDS\_STATE0 ( ) ...

These words define the PDS State Update task which will be inserted into the VDM pipeline on a context store operation. The function of this task is described in the Rogue Context Switching Hardware Specification. Their format is defined in the TRM. This register must be programmed before writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	Type	MSB	LSB	Default
PDS_STATE1	—	63	32	---

PDS_STATE0	_	31	0	---
------------	---	----	---	-----

## PDS\_STATE1

Size 32

## PDS\_STATE0

Size 32

# ROGUE\_CR\_VDM\_CONTEXT\_STORE\_TASK1

Size 32

Address: 0x00000440

Access: read-write

Member of groups: jones tornado hub

31	30	29	28	27	26	25	24
PDS_STATE2 (_) ...							

23	22	21	20	19	18	17	16
PDS_STATE2 (_) ...							

15	14	13	12	11	10	9	8
PDS_STATE2 (_) ...							

7	6	5	4	3	2	1	0
PDS_STATE2 (_) ...							

This word defines the PDS State Update task which will be inserted into the VDM pipeline on a context store operation. The function of this task is described in the Rogue Context Switching Hardware Specification. Its format is defined in the TRM. This register must be programmed before writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	Type	MSB	LSB	Default
PDS_STATE2	_	31	0	---

## PDS\_STATE2

Size 32

# ROGUE\_CR\_VDM\_CONTEXT\_STORE\_TASK2

Size 64

Address: 0x00000448

Access: read-write


Member of groups: jones tornado hub

63	62	61	60	59	58	57	56
STREAM_OUT2 (_) ...							

55	54	53	52	51	50	49	48
STREAM_OUT2 (_) ...							

47	46	45	44	43	42	41	40
STREAM_OUT2 (_) ...							

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----



These words defines the Stream Out Sync program which will be inserted into the VDM pipeline as a PPP State Update on a context store operation. The function of this task is described in the Rogue Context Switching Hardware Specification. Its format is defined in the TRM. This register must be programmed before writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	Type	MSB	LSB	Default
STREAM_OUT2	—	63	32	---
STREAM_OUT1	—	31	0	---

## STREAM\_OUT2

Size 32

## STREAM\_OUT1

Size 32

---


## ROGUE\_CR\_VDM\_CONTEXT\_STORE\_TASK3

Size 64

Address: 0x0000f058

Access: read-write

Member of groups: jones





These words define the PDS State Update task which will be inserted into the VDM pipeline on a context store operation. The function of this task is described in the Rogue Context Switching Hardware Specification. Their format is defined in the TRM. This register must be programmed before writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	MSB	LSB	Default
PDS_STATE1	63	32	---
PDS_STATE0	31	0	---

PDS\_STATE1

Size 32

PDS\_STATE0

Size 32


ROGUE\_CR\_VDM\_CONTEXT\_STORE\_TASK4

Size 32

Address: 0x0000f060

Access: read-write

Member of groups: jones




This word defines the PDS State Update task which will be inserted into the VDM pipeline on a context store operation. The function of this task is described in the Rogue Context Switching Hardware Specification. Its format is defined in the TRM. This register must be programmed before writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	MSB	LSB	Default
PDS_STATE2	31	0	---

PDS\_STATE2

Size 32



PDS\_STATE1 (..) ...

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

PDS\_STATE1 (..) ...

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

PDS\_STATE0 (..) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

PDS\_STATE0 (..) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

PDS\_STATE0 (..) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

PDS\_STATE0 (..) ...

These words define the PDS State Update task which will be written by the VDM to its context resume control stream on a context store operation. The function of this task is described in the Rogue Context Switching Hardware Specification. Their format is defined in the TRM. This register must be programmed before writing to VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	MSB	LSB	Default
PDS_STATE1	63	32	---
PDS_STATE0	31	0	---

# ROGUE\_CR\_VDM\_CTRL\_STREAM\_BASE

Size 40

Address: 0x00000408

Access: read-write

Member of groups: jones tornado hub

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

ADDR (..) ...

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

ADDR (..) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ADDR (..) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ADDR (..) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

ADDR (..) ... reserved

The base address of the Vertex Data Master's Input Parameter Control Stream in external memory

Name	Type	MSB	LSB	Default
ADDR	__	39	2	---

## ADDR

Size 38

1TB range, 32-bit aligned base address

# ROGUE\_CR\_VDM\_DRAW\_INDIRECT0

Size 64

Address: 0x0000f038

Access: read-write

Member of groups: blackpearl

63	62	61	60	59	58	57	56
PDS_STATE1 (..) ...							
55	54	53	52	51	50	49	48
PDS_STATE1 (..) ...							
47	46	45	44	43	42	41	40
PDS_STATE1 (..) ...							
39	38	37	36	35	34	33	32
PDS_STATE1 (..)							
31	30	29	28	27	26	25	24
PDS_STATE0 (..) ...							
23	22	21	20	19	18	17	16
PDS_STATE0 (..) ...							
15	14	13	12	11	10	9	8
PDS_STATE0 (..) ...							
7	6	5	4	3	2	1	0
PDS_STATE0 (..) ...							

These words define the PDS State Update task which will run before any DrawIndirect calls. Their format is defined in the TRM. This register must be programmed before writing to VDM\_START\_PULSE.

Name	MSB	LSB	Default
PDS_STATE1	63	32	---
PDS_STATE0	31	0	---

## PDS\_STATE1

Size 32

## PDS\_STATE0

Size 32

# ROGUE\_CR\_VDM\_DRAW\_INDIRECT1

Size 32

Address: 0x0000f040

Access: read-write

Member of groups: blackpearl

31	30	29	28	27	26	25	24
PDS_STATE2 (..) ...							



23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

PDS\_STATE2 (..) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

PDS\_STATE2 (..) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

PDS\_STATE2 (..) ...

This word define the PDS State Update task which will run before any DrawIndirect calls. Its format is defined in the TRM. This register must be programmed before writing to VDM\_START\_PULSE.

Name	MSB	LSB	Default
PDS_STATE2	31	0	---

# PDS\_STATE2

Size 32