

# Rogue Registers Referenced in the KM Driver

Revision: 14

11 Apr 2022 17:42

Public

Copyright © 2022 Imagination Technologies Limited. All rights reserved.

## Contents

• <a href="#">ROGUE_CR_AXIACE_LITE_CONFIGURATION</a>	10
• <a href="#">AWCACHE_NON_SNOOPING</a>	11
• <a href="#">ARCCACHE_NON_SNOOPING</a>	11
• <a href="#">AWDOMAIN_NON_SNOOPING</a>	11
• <a href="#">ARDOMAIN_NON_SNOOPING</a>	11
• <a href="#">ARDOMAIN_COHERENT</a>	11
• <a href="#">AWDOMAIN_COHERENT</a>	11
• <a href="#">ARDOMAIN_CACHE_MAINTENANCE</a>	11
• <a href="#">AWDOMAIN_BARRIER</a>	11
• <a href="#">ARDOMAIN_BARRIER</a>	11
• <a href="#">AWCACHE_COHERENT</a>	11
• <a href="#">ARCCACHE_COHERENT</a>	12
• <a href="#">ARCCACHE_CACHE_MAINTENANCE</a>	12
• <a href="#">DISABLE_COHERENT_READ</a>	12
• <a href="#">DISABLE_COHERENT_WRITE</a>	12
• <a href="#">DISABLE_COHERENT_WRITELINEUNIQUE</a>	12
• <a href="#">OSID_SECURITY</a>	12
• <a href="#">ENABLE_FENCE_OUT</a>	12
• <a href="#">ROGUE_CR_BIF_CAT_BASE0</a>	12
• <a href="#">ADDR</a>	13
• <a href="#">ROGUE_CR_BIF_CAT_BASE1</a>	13
• <a href="#">ADDR</a>	13
• <a href="#">ROGUE_CR_BIF_FAULT_BANK0_MMU_STATUS</a>	13
• <a href="#">CAT_BASE</a>	14
• <a href="#">PAGE_SIZE</a>	14
• <a href="#">DATA_TYPE</a>	14
• <a href="#">FAULT_RO</a>	14
• <a href="#">FAULT_PM_META_RO</a>	14
• <a href="#">FAULT</a>	14
• <a href="#">ROGUE_CR_BIF_FAULT_BANK0_REQ_STATUS</a>	14
• <a href="#">RNW</a>	15
• <a href="#">TAG_SB</a>	15
• <a href="#">TAG_ID</a>	15
• <a href="#">ADDRESS</a>	15
• <a href="#">ROGUE_CR_BIF_FAULT_BANK1_MMU_STATUS</a>	15
• <a href="#">CAT_BASE</a>	16
• <a href="#">PAGE_SIZE</a>	16
• <a href="#">DATA_TYPE</a>	16
• <a href="#">FAULT_RO</a>	16
• <a href="#">FAULT_PM_META_RO</a>	16
• <a href="#">FAULT</a>	16
• <a href="#">ROGUE_CR_BIF_FAULT_BANK1_REQ_STATUS</a>	16
• <a href="#">RNW</a>	17
• <a href="#">TAG_SB</a>	17
• <a href="#">TAG_ID</a>	17
• <a href="#">ADDRESS</a>	17
• <a href="#">ROGUE_CR_BIF_MMU_ENTRY</a>	17
• <a href="#">ENABLE</a>	17
• <a href="#">PENDING</a>	17
• <a href="#">ROGUE_CR_BIF_MMU_ENTRY_STATUS</a>	17
• <a href="#">ADDRESS</a>	18
• <a href="#">CAT_BASE</a>	18
• <a href="#">DATA_TYPE</a>	18
• <a href="#">ROGUE_CR_BIFPM_READS_EXT_STATUS</a>	18
• <a href="#">BANK0</a>	19
• <a href="#">ROGUE_CR_BIFPM_STATUS_MMU</a>	19
• <a href="#">REQUESTS</a>	19
• <a href="#">ROGUE_CR_BIF_READS_EXT_STATUS</a>	19
• <a href="#">MMU</a>	19
• <a href="#">BANK1</a>	19
• <a href="#">ROGUE_CR_BIF_STATUS_MMU</a>	20
• <a href="#">REQUESTS</a>	20
• <a href="#">ROGUE_CR_BIF_TRUST</a>	20
• <a href="#">DM</a>	20
• <a href="#">TYPE</a>	21
• <a href="#">PB_VCE</a>	21
• <a href="#">PB_TE</a>	21
• <a href="#">PB_ZLS</a>	21
• <a href="#">META</a>	21
• <a href="#">HOST</a>	21
• <a href="#">PM_ALIST</a>	21
• <a href="#">PBE_VERTEX_DM_TRUSTED</a>	21
• <a href="#">MCU_VERTEX_DM_TRUSTED</a>	21
• <a href="#">OTHER_VERTEX_DM_TRUSTED</a>	21
• <a href="#">PBE_PIXEL_DM_TRUSTED</a>	21
• <a href="#">MCU_PIXEL_DM_TRUSTED</a>	22
• <a href="#">OTHER_PIXEL_DM_TRUSTED</a>	22

• <a href="#">PBE_COMPUTE_DM_TRUSTED</a>	22
• <a href="#">MCU_COMPUTE_DM_TRUSTED</a>	22
• <a href="#">OTHER_COMPUTE_DM_TRUSTED</a>	22
• <a href="#">ENABLE</a>	22
• <a href="#">ROGUE_CR_BLACKPEARL_PERF</a>	22
• <a href="#">CLR_5</a>	22
• <a href="#">CLR_4</a>	23
• <a href="#">CLR_3</a>	23
• <a href="#">CLR_2</a>	23
• <a href="#">CLR_1</a>	23
• <a href="#">ROGUE_CR_BLACKPEARL_PERF_COUNTER_0</a>	23
• <a href="#">REG</a>	23
• <a href="#">ROGUE_CR_blackpearl_perf_INDIRECT</a>	23
• <a href="#">ROGUE_CR_BLACKPEARL_PERF_SELECT0</a>	24
• <a href="#">BATCH_MAX</a>	24
• <a href="#">BATCH_MIN</a>	25
• <a href="#">MODE</a>	25
• <a href="#">GROUP_SELECT</a>	25
• <a href="#">BIT_SELECT</a>	25
• <a href="#">ROGUE_CR_CLK_CTRL</a>	25
• <a href="#">MODE</a>	26
• <a href="#">ROGUE_CR_CLK_CTRL2</a>	26
• <a href="#">ROGUE_CR_CLK_CTRL2.MODE</a>	27
• <a href="#">ROGUE_CR_CORE_ID</a>	27
• <a href="#">BRANCH_ID</a>	28
• <a href="#">VERSION_ID</a>	28
• <a href="#">NUMBER_OF_SCALABLE_UNITS</a>	28
• <a href="#">CONFIG_ID</a>	28
• <a href="#">ROGUE_CR_CORE_REVISION</a>	28
• <a href="#">DESIGNER</a>	29
• <a href="#">MAJOR</a>	29
• <a href="#">MINOR</a>	29
• <a href="#">MAINTENANCE</a>	29
• <a href="#">ROGUE_CR_ECC_RAM_INIT_DONE</a>	29
• <a href="#">RASCAL</a>	30
• <a href="#">TPU_MCU_L0</a>	30
• <a href="#">USC</a>	30
• <a href="#">SLC_SIDEKICK</a>	30
• <a href="#">ROGUE_CR_ECC_RAM_INIT_KICK</a>	30
• <a href="#">RASCAL</a>	30
• <a href="#">TPU_MCU_L0</a>	30
• <a href="#">USC</a>	30
• <a href="#">SLC_SIDEKICK</a>	30
• <a href="#">ROGUE_CR_EVENT_STATUS</a>	31
• <a href="#">SAFETY</a>	31
• <a href="#">SLAVE_REQ</a>	32
• <a href="#">USC_TRIGGER</a>	32
• <a href="#">ZLS_FINISHED</a>	32
• <a href="#">GPIO_ACK</a>	32
• <a href="#">GPIO_REQ</a>	32
• <a href="#">POWER_ABORT</a>	32
• <a href="#">POWER_COMPLETE</a>	32
• <a href="#">MMU_PAGE_FAULT</a>	32
• <a href="#">PM_3D_MEM_FREE</a>	32
• <a href="#">PM_OUT_OF_MEMORY</a>	32
• <a href="#">TA_TERMINATE</a>	32
• <a href="#">TA_FINISHED</a>	32
• <a href="#">ISP_END_MACRO TILE</a>	33
• <a href="#">PIXELBE_END_RENDER</a>	33
• <a href="#">COMPUTE_FINISHED</a>	33
• <a href="#">KERNEL_FINISHED</a>	33
• <a href="#">ROGUE_CR_FWCORE_ADDR_REMAP_CONFIG0</a>	33
• <a href="#">TRUSTED</a>	34
• <a href="#">LOAD_STORE_EN</a>	34
• <a href="#">FETCH_EN</a>	34
• <a href="#">SIZE</a>	34
• <a href="#">CBASE</a>	34
• <a href="#">DEVVADDR</a>	34
• <a href="#">ROGUE_CR_FWCORE_BOOT</a>	34
• <a href="#">ENABLE</a>	34
• <a href="#">ROGUE_CR_FWCORE_MEM_CAT_BASE0</a>	35
• <a href="#">ADDR</a>	35
• <a href="#">ROGUE_CR_FWCORE_MEM_CAT_BASE1</a>	35
• <a href="#">ADDR</a>	36
• <a href="#">ROGUE_CR_GARTEN_SLC</a>	36
• <a href="#">FORCE_COHERENCY</a>	36
• <a href="#">ROGUE_CR_HUB_BIFPMCACHE_PERF</a>	36
• <a href="#">CLR_3</a>	36
• <a href="#">CLR_2</a>	36

• <a href="#">CLR_1</a> .....	37
• <a href="#">CLR_0</a> .....	37
• <a href="#">CTRL_ENABLE</a> .....	37
• <a href="#">ROGUE_CR_HUB_BIFPMCACHE_PERF_COUNTER_0</a> .....	37
• <a href="#">REG</a> .....	37
• <a href="#">ROGUE_CR_HUB_BIFPMCACHE_PERF_SELECT0</a> .....	37
• <a href="#">MODE</a> .....	38
• <a href="#">GROUP_SELECT</a> .....	38
• <a href="#">BIT_SELECT</a> .....	38
• <a href="#">ROGUE_CR_IRQ_OS0_EVENT_CLEAR</a> .....	38
• <a href="#">SOURCE</a> .....	39
• <a href="#">ROGUE_CR_IRQ_OS0_EVENT_STATUS</a> .....	39
• <a href="#">SOURCE</a> .....	39
• <a href="#">ROGUE_CR_JONES_IDLE</a> .....	39
• <a href="#">ROGUE_CR_JONES_IDLE.ASC</a> .....	40
• <a href="#">ROGUE_CR_JONES_IDLE.RCE</a> .....	40
• <a href="#">ROGUE_CR_JONES_IDLE.AXI2IMG</a> .....	40
• <a href="#">ROGUE_CR_JONES_IDLE.SLC</a> .....	40
• <a href="#">ROGUE_CR_JONES_IDLE.TDM</a> .....	40
• <a href="#">ROGUE_CR_JONES_IDLE.FB_CDC_TLA</a> .....	41
• <a href="#">ROGUE_CR_JONES_IDLE.FB_CDC</a> .....	41
• <a href="#">ROGUE_CR_JONES_IDLE.MMU</a> .....	41
• <a href="#">ROGUE_CR_JONES_IDLE.DFU</a> .....	41
• <a href="#">ROGUE_CR_JONES_IDLE.GARTEN</a> .....	41
• <a href="#">ROGUE_CR_JONES_IDLE.SOCIF</a> .....	41
• <a href="#">ROGUE_CR_JONES_IDLE.TILING</a> .....	41
• <a href="#">ROGUE_CR_JONES_IDLE.IPP</a> .....	41
• <a href="#">ROGUE_CR_JONES_IDLE.USC_GMUTEX</a> .....	41
• <a href="#">ROGUE_CR_JONES_IDLE.PM</a> .....	42
• <a href="#">ROGUE_CR_JONES_IDLE.CDM</a> .....	42
• <a href="#">ROGUE_CR_JONES_IDLE.DCE</a> .....	42
• <a href="#">ROGUE_CR_JONES_IDLE.BIF</a> .....	42
• <a href="#">ROGUE_CR_JONES_PERF</a> .....	42
• <a href="#">CLR_3</a> .....	42
• <a href="#">CLR_2</a> .....	42
• <a href="#">CLR_1</a> .....	42
• <a href="#">CLR_0</a> .....	43
• <a href="#">CTRL_ENABLE</a> .....	43
• <a href="#">ROGUE_CR_JONES_PERF_COUNTER_0</a> .....	43
• <a href="#">REG</a> .....	43
• <a href="#">ROGUE_CR_JONES_PERF_SELECT0</a> .....	43
• <a href="#">BATCH_MAX</a> .....	44
• <a href="#">BATCH_MIN</a> .....	44
• <a href="#">MODE</a> .....	44
• <a href="#">GROUP_SELECT</a> .....	44
• <a href="#">BIT_SELECT</a> .....	44
• <a href="#">ROGUE_CR_MARS_IDLE</a> .....	44
• <a href="#">MH_SYSARB0</a> .....	45
• <a href="#">CPU</a> .....	45
• <a href="#">SOCIF</a> .....	45
• <a href="#">ROGUE_CR_META_BOOT</a> .....	45
• <a href="#">MODE</a> .....	45
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL0</a> .....	45
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL0.ADDR</a> .....	46
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL0.AUTOINCR</a> .....	46
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL0.RD</a> .....	46
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1</a> .....	46
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1.DEFERRTHREAD</a> .....	47
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1.LOCK2_INTERLOCK</a> .....	47
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1.ATOMIC_INTERLOCK</a> .....	47
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1.GBLPORT_IDLE</a> .....	47
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1.COREMEM_IDLE</a> .....	48
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1.READY</a> .....	48
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1.DEFERRID</a> .....	48
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1.DEFERR</a> .....	48
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1.WR_ACTIVE</a> .....	48
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1.THREAD</a> .....	48
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1.TRANS_SIZE</a> .....	48
• <a href="#">ROGUE_CR_META_SP_MSLVCTRL1.BYTE_ROUND</a> .....	48
• <a href="#">ROGUE_CR_META_SP_MSLVDATAT</a> .....	49
• <a href="#">ROGUE_CR_META_SP_MSLVDATAT.MSLVDATAT</a> .....	49
• <a href="#">ROGUE_CR_META_SP_MSLVDATAAX</a> .....	49
• <a href="#">ROGUE_CR_META_SP_MSLVDATAAX.MSLVDATAAX</a> .....	50
• <a href="#">ROGUE_CR_META_SP_MSLVIRQENABLE</a> .....	50
• <a href="#">ROGUE_CR_META_SP_MSLVIRQENABLE.EVENT1</a> .....	50
• <a href="#">ROGUE_CR_META_SP_MSLVIRQENABLE.EVENT0</a> .....	50
• <a href="#">ROGUE_CR_META_SP_MSLVIRQLEVEL</a> .....	50
• <a href="#">ROGUE_CR_META_SP_MSLVIRQSTATUS</a> .....	51
• <a href="#">ROGUE_CR_META_SP_MSLVIRQSTATUS.TRIGVECT3</a> .....	51

• <a href="#">ROGUE_CR_META_SP_MSLVIRQSTATUS.TRIGVECT2</a>	51
• <a href="#">ROGUE_CR MIPS WRAPPER IRQ STATUS</a>	52
• <a href="#">ROGUE_CR MIPS WRAPPER NMI ENABLE</a>	52
• <a href="#">EVENT</a>	52
• <a href="#">ROGUE_CR MIPS WRAPPER NMI EVENT</a>	52
• <a href="#">TRIGGER</a>	52
• <a href="#">ROGUE_CR MMU CBASE MAPPING</a>	52
• <a href="#">ROGUE_CR MMU CBASE MAPPING.INVALID</a>	53
• <a href="#">ROGUE_CR MMU CBASE MAPPING.BASE_ADDR</a>	53
• <a href="#">ROGUE_CR MMU CBASE MAPPING CONTEXT</a>	53
• <a href="#">ROGUE_CR MMU CBASE MAPPING CONTEXT.ID</a>	54
• <a href="#">ROGUE_CR MMU FAULT STATUS</a>	54
• <a href="#">ADDRESS</a>	54
• <a href="#">CONTEXT</a>	55
• <a href="#">TAG_SB</a>	55
• <a href="#">REQ_ID</a>	55
• <a href="#">LEVEL</a>	55
• <a href="#">RNW</a>	55
• <a href="#">TYPE</a>	55
• <a href="#">FAULT</a>	55
• <a href="#">ROGUE_CR MMU FAULT STATUS META</a>	55
• <a href="#">ROGUE_CR MMU FAULT STATUS META.LEVEL</a>	56
• <a href="#">ROGUE_CR MMU FAULT STATUS META.REQ_ID</a>	56
• <a href="#">ROGUE_CR MMU FAULT STATUS META.CONTEXT</a>	56
• <a href="#">ROGUE_CR MMU FAULT STATUS META.ADDRESS</a>	56
• <a href="#">ROGUE_CR MMU FAULT STATUS META.RNW</a>	56
• <a href="#">ROGUE_CR MMU FAULT STATUS META.TYPE</a>	57
• <a href="#">ROGUE_CR MMU FAULT STATUS META.FAULT</a>	57
• <a href="#">ROGUE_CR MTS BGCTX</a>	57
• <a href="#">DM_NONCOUNTED_SCHEDULE</a>	57
• <a href="#">ROGUE_CR MTS BGCTX_THREAD0_DM_ASSOC</a>	57
• <a href="#">DM_ASSOC</a>	57
• <a href="#">ROGUE_CR MTS BGCTX_THREAD1_DM_ASSOC</a>	58
• <a href="#">ROGUE_CR MTS DM0 INTERRUPT ENABLE</a>	58
• <a href="#">INT_ENABLE</a>	58
• <a href="#">ROGUE_CR MTS GARTEN WRAPPER CONFIG</a>	59
• <a href="#">IDLE_TYPE</a>	59
• <a href="#">ROGUE_CR MTS INTCTX</a>	59
• <a href="#">DM_INTERRUPT_SCHEDULE</a>	60
• <a href="#">DM_TIMER_SCHEDULE</a>	60
• <a href="#">DM_HOST_SCHEDULE</a>	60
• <a href="#">ROGUE_CR MTS INTCTX_THREAD0_DM_ASSOC</a>	60
• <a href="#">DM_ASSOC</a>	60
• <a href="#">ROGUE_CR MTS INTCTX_THREAD1_DM_ASSOC</a>	60
• <a href="#">ROGUE_CR MTS INTCTX_THREAD1_DM_ASSOC.DM_ASSOC</a>	61
• <a href="#">ROGUE_CR MTS SCHEDULE</a>	61
• <a href="#">ROGUE_CR MTS SCHEDULE1</a>	61
• <a href="#">ROGUE_CR MTS SCHEDULE_ENABLE</a>	62
• <a href="#">MASK</a>	62
• <a href="#">ROGUE_CR MULTICORE_GPU</a>	62
• <a href="#">CAPABILITY_FRAGMENT</a>	62
• <a href="#">CAPABILITY_GEOMETRY</a>	63
• <a href="#">CAPABILITY_COMPUTE</a>	63
• <a href="#">CAPABILITY_PRIMARY</a>	63
• <a href="#">ID</a>	63
• <a href="#">ROGUE_CR MULTICORE_SYSTEM</a>	63
• <a href="#">GPU_COUNT</a>	63
• <a href="#">ROGUE_CR_OS0_SCRATCH0</a>	63
• <a href="#">DATA</a>	64
• <a href="#">ROGUE_CR_OS0_SCRATCH1</a>	64
• <a href="#">DATA</a>	64
• <a href="#">ROGUE_CR_OS0_SCRATCH2</a>	64
• <a href="#">DATA</a>	64
• <a href="#">ROGUE_CR_OS0_SCRATCH3</a>	64
• <a href="#">DATA</a>	65
• <a href="#">ROGUE_CR_PBE_INDIRECT</a>	65
• <a href="#">ROGUE_CR_PBE_PERF</a>	65
• <a href="#">CLR_3</a>	65
• <a href="#">CLR_2</a>	66
• <a href="#">CLR_1</a>	66
• <a href="#">CLR_0</a>	66
• <a href="#">CTRL_ENABLE</a>	66
• <a href="#">ROGUE_CR_PBE_PERF_COUNTER_0</a>	66
• <a href="#">REG</a>	66
• <a href="#">ROGUE_CR_PBE_PERF_INDIRECT</a>	66
• <a href="#">ROGUE_CR_PBE_PERF_SELECT0</a>	67
• <a href="#">BATCH_MAX</a>	67
• <a href="#">BATCH_MIN</a>	68
• <a href="#">MODE</a>	68

• <a href="#">GROUP_SELECT</a> .....	68
• <a href="#">BIT_SELECT</a> .....	68
• <a href="#">ROGUE_CR_PERF_3D_CYCLE</a> .....	68
• <a href="#">COUNT</a> .....	68
• <a href="#">ROGUE_CR_PERF_TA_CYCLE</a> .....	68
• <a href="#">COUNT</a> .....	69
• <a href="#">ROGUE_CR_PERF_TA_OR_3D_CYCLE</a> .....	69
• <a href="#">COUNT</a> .....	69
• <a href="#">ROGUE_CR_POWER_ESTIMATE_RESULT</a> .....	69
• <a href="#">VALUE</a> .....	70
• <a href="#">ROGUE_CR_RASTERISATION_PERF</a> .....	70
• <a href="#">CLR_3</a> .....	70
• <a href="#">CLR_2</a> .....	70
• <a href="#">CLR_1</a> .....	70
• <a href="#">CLR_0</a> .....	70
• <a href="#">CTRL_ENABLE</a> .....	71
• <a href="#">ROGUE_CR_RASTERISATION_PERF_COUNTER_0</a> .....	71
• <a href="#">REG</a> .....	71
• <a href="#">ROGUE_CR_RASTERISATION_PERF_INDIRECT</a> .....	71
• <a href="#">ROGUE_CR_RASTERISATION_PERF_SELECT0</a> .....	71
• <a href="#">MODE</a> .....	72
• <a href="#">GROUP_SELECT</a> .....	72
• <a href="#">BIT_SELECT</a> .....	72
• <a href="#">ROGUE_CR_SAFETY_EVENT_ENABLE</a> .....	72
• <a href="#">GPU_PAGE_FAULT</a> .....	73
• <a href="#">FAULT_GPU</a> .....	73
• <a href="#">FAULT_FW</a> .....	73
• <a href="#">TRP_FAIL</a> .....	73
• <a href="#">WATCHDOG_TIMEOUT</a> .....	73
• <a href="#">SAFE_COMPUTE_FAIL</a> .....	73
• <a href="#">CPU_PAGE_FAULT</a> .....	73
• <a href="#">GPU_LOCKUP</a> .....	74
• <a href="#">ROGUE_CR_SCRATCH1</a> .....	74
• <a href="#">DATA</a> .....	74
• <a href="#">ROGUE_CR_SCRATCH11</a> .....	74
• <a href="#">DATA</a> .....	75
• <a href="#">ROGUE_CR_SCRATCH14</a> .....	75
• <a href="#">DATA</a> .....	75
• <a href="#">ROGUE_CR_SIDEKICK_IDLE</a> .....	75
• <a href="#">FB_CDC</a> .....	76
• <a href="#">MMU</a> .....	76
• <a href="#">BIF128</a> .....	76
• <a href="#">TLA</a> .....	76
• <a href="#">GARTEN</a> .....	76
• <a href="#">HOSTIF</a> .....	76
• <a href="#">SOCIF</a> .....	76
• <a href="#">ROGUE_CR_SLC3_CTRL_MISC</a> .....	76
• <a href="#">DECODE_MODE</a> .....	76
• <a href="#">WRITE_COMBINER</a> .....	77
• <a href="#">ROGUE_CR_SLC3_IDLE</a> .....	77
• <a href="#">ORDERQ_DUST2</a> .....	77
• <a href="#">MMU</a> .....	78
• <a href="#">RDI</a> .....	78
• <a href="#">IMGBV4</a> .....	78
• <a href="#">CACHE_BANKS</a> .....	78
• <a href="#">ORDERQ_DUST</a> .....	78
• <a href="#">ORDERQ_JONES</a> .....	78
• <a href="#">XBAR</a> .....	78
• <a href="#">ROGUE_CR_SLC3_SCRAMBLE</a> .....	78
• <a href="#">ROGUE_CR_SLC3_SCRAMBLE2</a> .....	79
• <a href="#">BITS</a> .....	79
• <a href="#">ROGUE_CR_SLC3_SCRAMBLE3</a> .....	80
• <a href="#">BITS</a> .....	80
• <a href="#">ROGUE_CR_SLC3_SCRAMBLE4</a> .....	80
• <a href="#">BITS</a> .....	81
• <a href="#">ROGUE_CR_SLC_CTRL_BYPASS</a> .....	81
• <a href="#">REQ_TFBC_COMP_ZLS</a> .....	83
• <a href="#">REQ_TFBC_DECOMP_ZLS_HEADER</a> .....	83
• <a href="#">REQ_TFBC_DECOMP_TCU_HEADER</a> .....	83
• <a href="#">REQ_TFBC_DECOMP_ZLS_DATA</a> .....	83
• <a href="#">REQ_TFBC_DECOMP_TCU_DATA</a> .....	83
• <a href="#">REQ_TFBC_COMP_PBE</a> .....	83
• <a href="#">REQ_TCU_DM_COMPUTE</a> .....	83
• <a href="#">PDSRW_NOLINEFILL</a> .....	83
• <a href="#">PBE_NOLINEFILL</a> .....	83
• <a href="#">REQ_IPF_RREQ</a> .....	84
• <a href="#">REQ_IPF_CREQ</a> .....	84
• <a href="#">REQ_IPF_PREQ</a> .....	84
• <a href="#">REQ_IPF_DBSC</a> .....	84

• <a href="#">REQ_TCU</a>	84
• <a href="#">REQ_PBE</a>	84
• <a href="#">REQ_ISP</a>	84
• <a href="#">REQ_PM</a>	84
• <a href="#">REQ_CDM</a>	84
• <a href="#">REQ_TSPF_PDS_STATE</a>	84
• <a href="#">REQ_TSPF_DB</a>	84
• <a href="#">REQ_TSPF_VTX_VAR</a>	84
• <a href="#">REQ_VDM</a>	85
• <a href="#">REQ_TA_PSG_STREAM</a>	85
• <a href="#">REQ_TA_PSG_REGION</a>	85
• <a href="#">REQ_TA_VCE</a>	85
• <a href="#">REQ_TA_PPP</a>	85
• <a href="#">DM_PM_ALIST</a>	85
• <a href="#">DM_PB_TE</a>	85
• <a href="#">DM_PB_VCE</a>	85
• <a href="#">REQ_IPF_CPF</a>	85
• <a href="#">REQ_TPU</a>	85
• <a href="#">BYP_CC_N</a>	86
• <a href="#">BYP_CC</a>	86
• <a href="#">REQ_MCU</a>	86
• <a href="#">REQ_PDS</a>	86
• <a href="#">REQ_TPE</a>	86
• <a href="#">REQ_TA_TPC</a>	86
• <a href="#">REQ_USC</a>	86
• <a href="#">REQ_META</a>	86
• <a href="#">REQ_HOST</a>	86
• <a href="#">REQ_MMU_PT</a>	86
• <a href="#">REQ_MMU_PD</a>	86
• <a href="#">REQ_MMU_PC</a>	86
• <a href="#">DM_HOST_META</a>	87
• <a href="#">DM_MMU</a>	87
• <a href="#">DM_COMPUTE</a>	87
• <a href="#">DM_PIXEL</a>	87
• <a href="#">DM_TA</a>	87
• <a href="#">ALL</a>	87
• <a href="#">ROGUE_CR_SLC_CTRL_MISC</a>	87
• <a href="#">DECODE_MODE</a>	88
• <a href="#">SCRAMBLE_BITS</a>	88
• <a href="#">TAG_ID_LIMIT_CONTROL</a>	88
• <a href="#">LAZYWB_OVERRIDE</a>	88
• <a href="#">PAUSE</a>	89
• <a href="#">RESP_PRIORITY</a>	89
• <a href="#">ENABLE_LINE_USE_LIMIT</a>	89
• <a href="#">ENABLE_PSG_HAZARD_CHECK</a>	89
• <a href="#">BYPASS_BURST_COMBINER</a>	89
• <a href="#">ROGUE_CR_SLC_IDLE</a>	89
• <a href="#">IMGBV4</a>	89
• <a href="#">CACHE_BANKS</a>	89
• <a href="#">RBOFIFO</a>	90
• <a href="#">FRC_CONV</a>	90
• <a href="#">VXE_CONV</a>	90
• <a href="#">VXD_CONV</a>	90
• <a href="#">BIF1_CONV</a>	90
• <a href="#">CBAR</a>	90
• <a href="#">ROGUE_CR_SLC_STATUS1</a>	90
• <a href="#">PAUSED</a>	91
• <a href="#">READS1</a>	91
• <a href="#">READS0</a>	91
• <a href="#">READS1_EXT</a>	91
• <a href="#">READS0_EXT</a>	91
• <a href="#">ROGUE_CR_SLC_STATUS2</a>	91
• <a href="#">ROGUE_CR_SLC_STATUS2.SLC_SIZE_IN_KB</a>	92
• <a href="#">ROGUE_CR_SLC_STATUS2.BUS3_OUTSTANDING_WRITES</a>	92
• <a href="#">ROGUE_CR_SLC_STATUS2.BUS2_OUTSTANDING_WRITES</a>	92
• <a href="#">ROGUE_CR_SLC_STATUS2.BUS3_OUTSTANDING_READS</a>	92
• <a href="#">ROGUE_CR_SLC_STATUS2.BUS2_OUTSTANDING_READS</a>	92
• <a href="#">ROGUE_CR_SOFT_RESET</a>	93
• <a href="#">USC</a>	94
• <a href="#">TPU</a>	94
• <a href="#">MCU_L0</a>	94
• <a href="#">TPU_MCU_DEMUX</a>	94
• <a href="#">SYSARB</a>	94
• <a href="#">TSP</a>	94
• <a href="#">ISP</a>	94
• <a href="#">PDS</a>	94
• <a href="#">VDM</a>	94
• <a href="#">CDM</a>	94
• <a href="#">BIF</a>	94

• <a href="#">MCU_L1</a>	95
• <a href="#">USC_SHARED</a>	95
• <a href="#">PBE</a>	95
• <a href="#">PM</a>	95
• <a href="#">GPP</a>	95
• <a href="#">TE</a>	95
• <a href="#">UVS</a>	95
• <a href="#">SLC</a>	95
• <a href="#">DUST_A_CORE</a>	95
• <a href="#">DUST_B_CORE</a>	95
• <a href="#">RASCAL_CORE</a>	95
• <a href="#">CPU</a>	95
• <a href="#">MMU</a>	95
• <a href="#">VBS</a>	95
• <a href="#">VCE</a>	96
• <a href="#">TE3</a>	96
• <a href="#">TILING_CORE</a>	96
• <a href="#">ROGUE_CR_SOFT_RESET2</a>	96
• <a href="#">VERTEX</a>	96
• <a href="#">PIXEL</a>	96
• <a href="#">BIF_BLACKPEARL</a>	96
• <a href="#">PDS_SHARED</a>	97
• <a href="#">USC_SHARED</a>	97
• <a href="#">GEOMETRY</a>	97
• <a href="#">IPF</a>	97
• <a href="#">BLACKPEARL</a>	97
• <a href="#">ASTC</a>	97
• <a href="#">ROGUE_CR_SYS_BUS_SECURE</a>	97
• <a href="#">Enable</a>	97
• <a href="#">ROGUE_CR_TA_PERF</a>	97
• <a href="#">CLR_3</a>	98
• <a href="#">CLR_2</a>	98
• <a href="#">CLR_1</a>	98
• <a href="#">CLR_0</a>	98
• <a href="#">CTRL_ENABLE</a>	98
• <a href="#">ROGUE_CR_TA_PERF_COUNTER_0</a>	98
• <a href="#">REG</a>	99
• <a href="#">ROGUE_CR_TA_PERF_SELECT0</a>	99
• <a href="#">MODE</a>	99
• <a href="#">GROUP_SELECT</a>	99
• <a href="#">BIT_SELECT</a>	99
• <a href="#">ROGUE_CR_Texas3_PERF_INDIRECT</a>	100
• <a href="#">ROGUE_CR_Texas_BIF_FAULT_BANK0_MMU_STATUS</a>	100
• <a href="#">CAT_BASE</a>	100
• <a href="#">PAGE_SIZE</a>	100
• <a href="#">DATA_TYPE</a>	100
• <a href="#">FAULT_RO</a>	101
• <a href="#">FAULT_PM_META_RO</a>	101
• <a href="#">FAULT</a>	101
• <a href="#">ROGUE_CR_Texas_BIF_FAULT_BANK0_REQ_STATUS</a>	101
• <a href="#">RNW</a>	102
• <a href="#">TAG_SB</a>	102
• <a href="#">TAG_ID</a>	102
• <a href="#">ADDRESS</a>	102
• <a href="#">ROGUE_CR_Texas_PERF</a>	102
• <a href="#">CLR_5</a>	102
• <a href="#">CLR_4</a>	102
• <a href="#">CLR_3</a>	102
• <a href="#">CLR_2</a>	102
• <a href="#">CLR_1</a>	102
• <a href="#">CLR_0</a>	102
• <a href="#">CTRL_ENABLE</a>	103
• <a href="#">ROGUE_CR_Texas_PERF_COUNTER_0</a>	103
• <a href="#">REG</a>	103
• <a href="#">ROGUE_CR_Texas_PERF_INDIRECT</a>	103
• <a href="#">ROGUE_CR_Texas_PERF_SELECT0</a>	104
• <a href="#">BATCH_MAX</a>	104
• <a href="#">BATCH_MIN</a>	104
• <a href="#">MODE</a>	104
• <a href="#">GROUP_SELECT</a>	105
• <a href="#">BIT_SELECT</a>	105
• <a href="#">ROGUE_CR_TIMER</a>	105
• <a href="#">BIT31</a>	105
• <a href="#">VALUE</a>	105
• <a href="#">ROGUE_CR_TORNADO_PERF</a>	106
• <a href="#">CLR_3</a>	106
• <a href="#">CLR_2</a>	106
• <a href="#">CLR_1</a>	106
• <a href="#">CLR_0</a>	106



• CTRL_ENABLE .....	106
• ROGUE_CR_TORNADO_PERF_COUNTER_0 .....	106
• REG .....	107
• ROGUE_CR_TORNADO_PERF_SELECT0 .....	107
• BATCH_MAX .....	108
• BATCH_MIN .....	108
• MODE .....	108
• GROUP_SELECT .....	108
• BIT_SELECT .....	108
• ROGUE_CR_TPU_MCU_L0_PERF .....	108
• CLR_3 .....	108
• CLR_2 .....	108
• CLR_1 .....	108
• CLR_0 .....	109
• CTRL_ENABLE .....	109
• ROGUE_CR_TPU_MCU_L0_PERF_COUNTER_0 .....	109
• REG .....	109
• ROGUE_CR_TPU_MCU_L0_PERF_INDIRECT .....	109
• ROGUE_CR_TPU_MCU_L0_PERF_SELECT0 .....	110
• BATCH_MAX .....	110
• BATCH_MIN .....	110
• MODE .....	110
• GROUP_SELECT .....	111
• BIT_SELECT .....	111
• ROGUE_CR_TPU_PERF_INDIRECT .....	111
• ROGUE_CR_USC_PERF .....	111
• CLR_3 .....	111
• CLR_2 .....	111
• CLR_1 .....	111
• CLR_0 .....	112
• CTRL_ENABLE .....	112
• ROGUE_CR_USC_PERF_COUNTER_0 .....	112
• REG .....	112
• ROGUE_CR_USC_PERF_INDIRECT .....	112
• ROGUE_CR_USC_PERF_SELECT0 .....	112
• BATCH_MAX .....	113
• BATCH_MIN .....	113
• MODE .....	113
• GROUP_SELECT .....	113
• BIT_SELECT .....	114
• ROGUE_CR_VDM_CONTEXT_STORE_MODE .....	114
• MODE .....	114
• ROGUE_CR_MIPS_ADDR_REMAP1_CONFIG1 .....	114
• MODE_ENABLE .....	115
• BASE_ADDR_IN .....	115
• ROGUE_CR_MIPS_ADDR_REMAP1_CONFIG2 .....	115
• REGION_SIZE_POW2 .....	115
• TRUSTED .....	116
• OS_ID .....	116
• ADDR_OUT .....	116
• ROGUE_CR_MIPS_ADDR_REMAP2_CONFIG1 .....	116
• MODE_ENABLE .....	116
• BASE_ADDR_IN .....	116
• ROGUE_CR_MIPS_ADDR_REMAP2_CONFIG2 .....	117
• REGION_SIZE_POW2 .....	117
• TRUSTED .....	117
• OS_ID .....	117
• ADDR_OUT .....	117
• ROGUE_CR_MIPS_ADDR_REMAP3_CONFIG1 .....	118
• MODE_ENABLE .....	118
• BASE_ADDR_IN .....	118
• ROGUE_CR_MIPS_ADDR_REMAP3_CONFIG2 .....	118
• REGION_SIZE_POW2 .....	119
• TRUSTED .....	119
• OS_ID .....	119
• ADDR_OUT .....	119
• ROGUE_CR_MIPS_ADDR_REMAP4_CONFIG1 .....	119
• MODE_ENABLE .....	120
• BASE_ADDR_IN .....	120
• ROGUE_CR_MIPS_ADDR_REMAP4_CONFIG2 .....	120
• REGION_SIZE_POW2 .....	121
• TRUSTED .....	121
• OS_ID .....	121
• ADDR_OUT .....	121
• ROGUE_CR_MIPS_ADDR_REMAP5_CONFIG1 .....	121
• MODE_ENABLE .....	122
• BASE_ADDR_IN .....	122
• ROGUE_CR_MIPS_ADDR_REMAP5_CONFIG2 .....	122
• REGION_SIZE_POW2 .....	122

• <a href="#">TRUSTED</a> .....	122
• <a href="#">OS_ID</a> .....	123
• <a href="#">ADDR_OUT</a> .....	123
• <a href="#">ROGUE_CR_MIPS_DEBUG_CONFIG</a> .....	123
• <a href="#">DISABLE_PROBE_DEBUG</a> .....	123
• <a href="#">ROGUE_CR_MIPS_EXCEPTION_STATUS</a> .....	123
• <a href="#">SI_ERL</a> .....	123
• <a href="#">SI_EXL</a> .....	123
• <a href="#">SI_NEST_ERL</a> .....	124
• <a href="#">SI_NEST_EXL</a> .....	124
• <a href="#">SI_NMI_TAKEN</a> .....	124
• <a href="#">SI_SLEEP</a> .....	124
• <a href="#">ROGUE_CR_MIPS_WRAPPER_CONFIG</a> .....	124
• <a href="#">ISA_MODES</a> .....	125
• <a href="#">REGBANK_BASE_ADDR</a> .....	125
• <a href="#">TRUSTED</a> .....	125
• <a href="#">OS_ID</a> .....	125
• <a href="#">L2_CACHE_OFF</a> .....	125
• <a href="#">DISABLE_BOOT</a> .....	125
• <a href="#">FW_IDLE_ENABLE</a> .....	125
• <a href="#">EVENT</a> .....	126
• <a href="#">ROGUE_CR_MIPS_WRAPPER_IRQ_CLEAR</a> .....	126
• <a href="#">EVENT</a> .....	126

## ROGUE\_CR\_AXI\_ACE\_LITE\_CONFIGURATION

Size 46

Address: 0x000038c0

Access: read-write

Member of groups: mars jones

47	46	45	44	43	42	41	40
-	ENABLE_FENCE_OUT ( )			OSID_SECURITY ( ) ...			

39	38	37	36	35	34	33	32
OSID_SECURITY ( )			DISABLE_COHERENT_WRITELINEUNIQUE ( )	DISABLE_COHERENT_WRITE ( )	DISABLE_COHERENT_READ ( )	ARCACHE_CACHE_MAINTENANCE ( ) ...	

31	30	29	28	27	26	25	24
ARCACHE_CACHE_MAINTENANCE ( )		ARCACHE_COHERENT ( )		AWCACHE_COHERENT ( ) ...			

23	22	21	20	19	18	17	16
AWCACHE_COHERENT ( )		ARDOMAIN_BARRIER ( )		AWDOMAIN_BARRIER ( )		ARDOMAIN_CACHE_MAINTENANCE ( )	

15	14	13	12	11	10	9	8
AWDOMAIN_COHERENT ( )		ARDOMAIN_COHERENT ( )		ARDOMAIN_NON_SNOOPING ( )		AWDOMAIN_NON_SNOOPING ( )	

7	6	5	4	3	2	1	0
ARCACHE_NON_SNOOPING ( )		AWCACHE_NON_SNOOPING ( ) ...					

AXI ACE-LITE configuration registers

Name	Type	MSB	LSB	Default
ENABLE_FENCE_OUT	—	45	45	0
OSID_SECURITY	—	44	37	0
DISABLE_COHERENT_WRITELINEUNIQUE	—	36	36	0
DISABLE_COHERENT_WRITE	—	35	35	0
DISABLE_COHERENT_READ	—	34	34	0
ARCACHE_CACHE_MAINTENANCE	—	33	30	0x2
ARCACHE_COHERENT	—	29	26	0x2

AWCACHE_COHERENT	—	25	22	0x2
ARDOMAIN_BARRIER	—	21	20	0
AWDOMAIN_BARRIER	—	19	18	0
ARDOMAIN_CACHE_MAINTENANCE	—	17	16	0
AWDOMAIN_COHERENT	—	15	14	0x1
ARDOMAIN_COHERENT	—	13	12	0x1
ARDOMAIN_NON_SNOOPING	—	11	10	0
AWDOMAIN_NON_SNOOPING	—	9	8	0
ARCACHE_NON_SNOOPING	—	7	4	0
AWCACHE_NON_SNOOPING	—	3	0	0

## AWCACHE\_NON\_SNOOPING

**Size 4**

Write cache policy for non-snooping transactions

## ARCACHE\_NON\_SNOOPING

**Size 4**

Read cache policy for non-snooping transactions

## AWDOMAIN\_NON\_SNOOPING

**Size 2**

Write shareability domain for non-snooping transactions 00 = Non-Shareable 11 = System

## ARDOMAIN\_NON\_SNOOPING

**Size 2**

Read shareability domain for non-snooping transactions 00 = Non-Shareable 11 = System

## ARDOMAIN\_COHERENT

**Size 2**

Read shareability domain for coherent transactions 01 = Inner Shareable 10 = Outer Shareable

## AWDOMAIN\_COHERENT

**Size 2**

Write shareability domain for coherent transactions 01 = Inner Shareable 10 = Outer Shareable

## ARDOMAIN\_CACHE\_MAINTENANCE

**Size 2**

Read shareability domain for cache maintenance transactions 00 = Non-Shareable 01 = Inner Shareable 10 = Outer Shareable

## AWDOMAIN\_BARRIER

**Size 2**

Write shareability domain for barrier transactions 00 = Non-Shareable 01 = Inner Shareable 10 = Outer Shareable 11 = System

## ARDOMAIN\_BARRIER

**Size 2**

Read shareability domain for barrier transactions 00 = Non-Shareable 01 = Inner Shareable 10 = Outer Shareable 11 = System

## AWCACHE\_COHERENT

Size 4

Write cache policy for coherent transactions - bit[1] should be set to 1

## ARCACHE\_COHERENT

Size 4

Read cache policy for coherent transactions - bit[1] should be set to 1

## ARCACHE\_CACHE\_MAINTENANCE

Size 4

Read cache policy for cache maintenance transactions - bit[1] should be set to 1

## DISABLE\_COHERENT\_READ

Size 1

SET to 1 to disable coherent reads

## DISABLE\_COHERENT\_WRITE

Size 1

SET to 1 to disable coherent writes

## DISABLE\_COHERENT\_WRITELINEUNIQUE

Size 1

SET to 1 to disable coherent write line uniques

## OSID\_SECURITY

Size 8

SET to 1 to disable secure reads/writes for each OSID

## ENABLE\_FENCE\_OUT

Size 1

SET to 1 to enable fence output to AXI

---

## ROGUE\_CR\_BIF\_CAT\_BASE0

Size 40

Address: 0x00001200

Access: read-write

Member of groups: slc2 sidekick

39	38	37	36	35	34	33	32
ADDR ( ) ...							

31	30	29	28	27	26	25	24
ADDR ( ) ...							

23	22	21	20	19	18	17	16
ADDR ( ) ...							

15	14	13	12	11	10	9	8
ADDR (⌋)				reserved			

7	6	5	4	3	2	1	0
reserved							

Name	Type	MSB	LSB	Default
ADDR	⌋	39	12	0

# ADDR

Size 28

# ROGUE\_CR\_BIF\_CAT\_BASE1

Size 40

Address: 0x00001208

Access: read-write

Member of groups: slc2 sidekick

39	38	37	36	35	34	33	32
ADDR (⌋) ...							

31	30	29	28	27	26	25	24
ADDR (⌋) ...							

23	22	21	20	19	18	17	16
ADDR (⌋) ...							

15	14	13	12	11	10	9	8
ADDR (⌋)				reserved			

7	6	5	4	3	2	1	0
reserved							

Name	Type	MSB	LSB	Default
ADDR	⌋	39	12	0

# ADDR

Size 28

# ROGUE\_CR\_BIF\_FAULT\_BANK0\_MMU\_STATUS

Size 16

Address: 0x000012b0

Access: readonly

Member of groups: tornado bifpmcache

15	14	13	12	11	10	9	8
CAT_BASE (⌋)				reserved	PAGE_SIZE (⌋)		

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

<i>reserved</i>	DATA_TYPE ( )	FAULT_RO ( )	<i>reserved</i>	FAULT_PM_META_RO ( )	<i>reserved</i>	FAULT ( ) ...
-----------------	---------------	--------------	-----------------	----------------------	-----------------	---------------

Indicates a fault has occurred on bank 0 and provides details of fault

Name	Type	MSB	LSB	Default
CAT_BASE	—	15	12	0
PAGE_SIZE	—	10	8	0
DATA_TYPE	—	6	5	0
FAULT_RO	—	4	4	0
FAULT_PM_META_RO	—	2	2	0
FAULT	—	0	0	0

## CAT\_BASE

Size 4

Catalogue base address number

## PAGE\_SIZE

Size 3

Page size

## DATA\_TYPE

Size 2

MMU data type that was invalid (on valid fault)

## FAULT\_RO

Size 1

Indicates read-only fault('1') or valid fault('0')

## FAULT\_PM\_META\_RO

Size 1

Indicates pm/meta protected region fault

## FAULT

Size 1

Indicates a fault has occurred

---

## ROGUE\_CR\_BIF\_FAULT\_BANK0\_REQ\_STATUS

Size 53

Address: 0x000012b8

Access: readonly

Member of groups: tornado bifpmcache

55	54	53	52	51	50	49	48
-	RNW ( )		TAG_SB ( ) ...				

47	46	45	44	43	42	41	40
TAG_SB ( )		TAG_ID ( )					

--	--	--	--	--	--	--	--

39	38	37	36	35	34	33	32
ADDRESS ( ) ...							

31	30	29	28	27	26	25	24
ADDRESS ( ) ...							

23	22	21	20	19	18	17	16
ADDRESS ( ) ...							

15	14	13	12	11	10	9	8
ADDRESS ( ) ...							

7	6	5	4	3	2	1	0
ADDRESS ( )				reserved			

Provides details of the request that faulted on bank 0

Name	Type	MSB	LSB	Default
RNW	—	52	52	0
TAG_SB	—	51	46	0
TAG_ID	—	45	40	0
ADDRESS	—	39	4	0

**RNW**  
Size 1

**TAG\_SB**  
Size 6

**TAG\_ID**  
Size 6

**ADDRESS**  
Size 36

**ROGUE\_CR\_BIF\_FAULT\_BANK1\_MMU\_STATUS**  
Size 16

Address: 0x000012c0

Access: readonly

Member of groups: sidekick2 sidekick

15	14	13	12	11		10	9	8
CAT_BASE ( )				reserved		PAGE_SIZE ( )		

7	6	5	4	3	2	1	0
reserved	DATA_TYPE ( )	FAULT_RO ( )	reserved	FAULT_PM_META_RO ( )	reserved	FAULT ( ) ...	

Indicates a fault has occurred on bank 1 and provides details of fault

Name	MSB	LSB	Default
CAT_BASE	15	12	0
PAGE_SIZE	10	8	0

DATA_TYPE	6	5	0
FAULT_RO	4	4	0
FAULT_PM_META_RO	2	2	0
FAULT	0	0	0

## CAT\_BASE

Size 4

Catalogue base address number

## PAGE\_SIZE

Size 3

Page size

## DATA\_TYPE

Size 2

MMU data type that was invalid (on valid fault)

## FAULT\_RO

Size 1

Indicates read-only fault('1') of valid fault('0')

## FAULT\_PM\_META\_RO

Size 1

Indicates pm/meta protected region fault

## FAULT

Size 1

Indicates a fault has occurred

---

## ROGUE\_CR\_BIF\_FAULT\_BANK1\_REQ\_STATUS

Size 51

Address: 0x000012c8

Access: readonly

Member of groups: sidekick2 sidekick

55	54	53	52	51	50		49	48
-						RNW (.)	TAG_SB (.) ...	

47	46	45	44	43	42	41	40
TAG_SB (.)				TAG_ID (.)			

39	38	37	36	35	34	33	32
ADDRESS (.) ...							

31	30	29	28	27	26	25	24
ADDRESS (.) ...							

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----



ADDRESS ( ) ...

15 14 13 12 11 10 9 8

ADDRESS ( ) ...

7 6 5 4 3 2 1 0

ADDRESS ( ) reserved

Provides details of the request that faulted on bank 1

Name	MSB	LSB	Default
RNW	50	50	0
TAG_SB	49	44	0
TAG_ID	43	40	0
ADDRESS	39	4	0

## RNW

Size 1

## TAG\_SB

Size 6

## TAG\_ID

Size 4

## ADDRESS

Size 36

---

## ROGUE\_CR\_BIF\_MMU\_ENTRY

Size 2

Address: 0x00001290

Access: read-write

Member of groups: slc2 sidekick

7	6	5	4	3	2	1	0
-	-	-	-	-	-	ENABLE ( )	PENDING ( ) ...

Indicates MMU is waiting on the driver to map an entry

Name	MSB	LSB	Default
ENABLE	1	1	0
PENDING	0	0	0

## ENABLE

Size 1

When set, PENDING will trigger an interrupt back to the host CPU (bypassing the FW)

## PENDING

Size 1

# ROGUE\_CR\_BIF\_MMU\_ENTRY\_STATUS

Size 40

Address: 0x00001288

Access: readonly

Member of groups: slc2 sidekick

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

ADDRESS (..) ...

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

ADDRESS (..)

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ADDRESS (..) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ADDRESS (..) reserved

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

CAT\_BASE (..) reserved DATA\_TYPE (..) ...

Status of pending entry

Name	MSB	LSB	Default
ADDRESS	39	12	0
CAT_BASE	7	4	0
DATA_TYPE	1	0	0

## ADDRESS

Size 28

Virtual 4KB address

## CAT\_BASE

Size 4

Catalogue base address number

## DATA\_TYPE

Size 2

MMU data type "00" = PT, "01" = PD, "10" = PC

---

# ROGUE\_CR\_BIFPM\_READS\_EXT\_STATUS

Size 16

Address: 0x00001338

Access: readonly

Member of groups: tornado bifpmcache

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

BANK0 (..) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

BANK0 ( ) ...

Outstanding 256-bit read data external to BIF for BIF256

Name	Type	MSB	LSB	Default
BANK0	—	15	0	0

## BANK0

Size 16

---

## ROGUE\_CR\_BIFPM\_STATUS\_MMU

Size 8

Address: 0x00001350

Access: readonly

Member of groups: tornado bifpmcache

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

REQUESTS ( ) ...

Outstanding MMU requests from BIF0

Name	Type	MSB	LSB	Default
REQUESTS	—	7	0	0

## REQUESTS

Size 8

---

## ROGUE\_CR\_BIF\_READS\_EXT\_STATUS

Size 28

Address: 0x00001320

Access: readonly

Member of groups: slc2 sidekick2 sidekick

31	30	29	28	27	26	25	24
-				MMU ( ) ...			

23	22	21	20	19	18	17	16
MMU ( )							

15	14	13	12	11	10	9	8
BANK1 ( ) ...							

7	6	5	4	3	2	1	0
BANK1 ( ) ...							

Outstanding read data external to BIF for BIF128 and MMU

Name	Type	MSB	LSB	Default
MMU	—	27	16	0
BANK1	—	15	0	0

## MMU

Size 12

# BANK1

Size 16

## ROGUE\_CR\_BIF\_STATUS\_MMU

Size 8

Address: 0x00001358

Access: readonly

Member of groups: sidekick2 sidekick

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

REQUESTS (..) ...

Outstanding MMU requests from BIF1

Name	Type	MSB	LSB	Default
REQUESTS	—	7	0	0

## REQUESTS

Size 8

## ROGUE\_CR\_BIF\_TRUST

Size 21

Address: 0x0000a000

Access: read-write

Member of groups: BI texas bifpmcache mars

23	22	21	20	19	18	17	16
-			reserved				ENABLE (..)

15	14	13	12	11	10	9	8
DM_TRUSTED (DM)							OTHER_COMPUTE_DM_TRUSTED (..)

7	6	5	4	3	2	1	0
MCU_COMPUTE_DM_TRUSTED (..)	PBE_COMPUTE_DM_TRUSTED (..)	OTHER_PIXEL_DM_TRUSTED (..)	MCU_PIXEL_DM_TRUSTED (..)	PBE_PIXEL_DM_TRUSTED (..)	OTHER_VERTEX_DM_TRUSTED (..)	MCU_VERTEX_DM_TRUSTED (..)	PBE_VERTEX_DM_TRUSTED (..) ...

Define Requestors/Data Masters which are Trusted/Untrusted and enable/disable the Memory Bus Security feature within the Core When enabled the GPU will emit the security signals out through the external memory interface.

Name	Type	MSB	LSB	Default
ENABLE	—	16	16	0
DM_TRUSTED	DM	15	9	0
OTHER_COMPUTE_DM_TRUSTED	—	8	8	0
MCU_COMPUTE_DM_TRUSTED	—	7	7	0
PBE_COMPUTE_DM_TRUSTED	—	6	6	0
OTHER_PIXEL_DM_TRUSTED	—	5	5	0
MCU_PIXEL_DM_TRUSTED	—	4	4	0
PBE_PIXEL_DM_TRUSTED	—	3	3	0
OTHER_VERTEX_DM_TRUSTED	—	2	2	0
MCU_VERTEX_DM_TRUSTED	—	1	1	0
PBE_VERTEX_DM_TRUSTED	—	0	0	0

## DM

Size 7

## TYPE

Size 7

7	6	5	4	3	2	1	0
-	PM_ALIST ( )	HOST ( )	META ( )	PB_ZLS ( )	PB_TE ( )	PB_VCE ( )	reserved

Name	Type	MSB	LSB	Default
PM_ALIST	_	6	6	---
HOST	_	5	5	---
META	_	4	4	---
PB_ZLS	_	3	3	---
PB_TE	_	2	2	---
PB_VCE	_	1	1	---

### *PB\_VCE*

Size 1

### *PB\_TE*

Size 1

### *PB\_ZLS*

Size 1

### *META*

Size 1

### *HOST*

Size 1

### *PM\_ALIST*

Size 1

## PBE\_VERTEX\_DM\_TRUSTED

Size 1

Defines whether PBE accesses with the Vertex DM are trusted: 0x1 = Trusted, 0x0 = Untrusted

## MCU\_VERTEX\_DM\_TRUSTED

Size 1

Defines whether MCU accesses with the Vertex DM are trusted: 0x1 = Trusted, 0x0 = Untrusted

## OTHER\_VERTEX\_DM\_TRUSTED

Size 1

Defines whether other accesses with the Vertex DM are trusted: 0x1 = Trusted, 0x0 = Untrusted

## PBE\_PIXEL\_DM\_TRUSTED

Size 1

Defines whether PBE accesses with the Pixel DM are trusted: 0x1 = Trusted, 0x0 = Untrusted

## MCU\_PIXEL\_DM\_TRUSTED

Size 1

Defines whether MCU accesses with the Pixel DM are trusted: 0x1 = Trusted, 0x0 = Untrusted

## OTHER\_PIXEL\_DM\_TRUSTED

Size 1

Defines whether other accesses with the Pixel DM are trusted: 0x1 = Trusted, 0x0 = Untrusted

## PBE\_COMPUTE\_DM\_TRUSTED

Size 1

Defines whether PBE accesses with the Compute DM are trusted: 0x1 = Trusted, 0x0 = Untrusted

## MCU\_COMPUTE\_DM\_TRUSTED

Size 1

Defines whether MCU accesses with the Compute DM are trusted: 0x1 = Trusted, 0x0 = Untrusted

## OTHER\_COMPUTE\_DM\_TRUSTED

Size 1

Defines whether other accesses with the Compute DM are trusted: 0x1 = Trusted, 0x0 = Untrusted

## ENABLE

Size 1

Enable Security feature: 0x1 = Enabled, 0x0 = Disabled

---

## ROGUE\_CR\_BLACKPEARL\_PERF

Size 7

Address: 0x00008400

Access: read-write

Member of groups: blackpearl\_perf

7	6	5	4	3	2	1	0
-	CLR_5 ( )	CLR_4 ( )	CLR_3 ( )	CLR_2 ( )	CLR_1 ( )	CLR_0 ( )	CTRL_ENABLE ( ) ...

Name	MSB	LSB	Default
CLR_5	6	6	0
CLR_4	5	5	0
CLR_3	4	4	0
CLR_2	3	3	0
CLR_1	2	2	0
CLR_0	1	1	0
CTRL_ENABLE	0	0	0

## CLR\_5

Size 1

clear counter 3

CLR\_4

Size 1

clear counter 3

CLR\_3

Size 1

clear counter 3

CLR\_2

Size 1

clear counter 2

CLR\_1

Size 1

clear counter 1

---

ROGUE\_CR\_BLACKPEARL\_PERF\_COUNTER\_0

Size 32

Address: 0x00008448

Access: readonly

Member of groups: blackpearl\_perf

31	30	29	28	27	26	25	24
REG ( ) ...							

23	22	21	20	19	18	17	16
REG ( ) ...							

15	14	13	12	11	10	9	8
REG ( ) ...							

7	6	5	4	3	2	1	0
REG ( ) ...							

Name	MSB	LSB	Default
REG	31	0	0

REG

Size 32

counter a0

---

ROGUE\_CR\_blackpearl\_perf\_INDIRECT

Size 2

Address: 0x000083f8

Access: read-write

Member of groups: blackpearl\_perf

7	6	5	4	3	2	1	0
-						ADDRESS (..) ...	

Name	MSB	LSB	Default
ADDRESS	1	0	---

---

## ROGUE\_CR\_BLACKPEARL\_PERF\_SELECT0

Size 64

Address: 0x00008408

Access: read-write

Member of groups: blackpearl\_perf

63	62	61	60	59	58	57	56
reserved				BATCH_MAX (..) ...			

55	54	53	52	51	50	49	48
BATCH_MAX (..)							

47	46	45	44	43	42	41	40
reserved				BATCH_MIN (..) ...			

39	38	37	36	35	34	33	32
BATCH_MIN (..)							

31	30	29	28	27	26	25	24
MODE (..)		reserved					

23	22	21	20	19	18	17	16
reserved		GROUP_SELECT (..)					

15	14	13	12	11	10	9	8
BIT_SELECT (..) ...							

7	6	5	4	3	2	1	0
BIT_SELECT (..) ...							

Name	MSB	LSB	Default
BATCH_MAX	61	48	0x3fff
BATCH_MIN	45	32	0
MODE	31	31	0
GROUP_SELECT	21	16	0
BIT_SELECT	15	0	0

## BATCH\_MAX

Size 14

this is the max batch number which will be counted in this group



## BATCH\_MIN

Size 14

this is the min batch number which will be counted in this group

## MODE

Size 1

reduction mode, 0: bitwise increments, 1: unsigned count increment

## GROUP\_SELECT

Size 6

group select, see full PERF documentation for signals in each group

## BIT\_SELECT

Size 16

bit mask for enabled signals in group

---

## ROGUE\_CR\_CLK\_CTRL

Size 64

Address: 0x00000000

Access: read-write

Member of groups: rascal blackpearl jones pbe texas3 texas tornado slc3 slc2 slc tpu tpu\_mcu\_l0 usc bifpmcache ta rasterisation hub sidekick2 sidekick

63	62	61	60	59	58	57	56
reserved							
55	54	53	52	51	50	49	48
reserved		USCS (MODE) = AUTO		PBE (MODE) = AUTO		MCU_I1 (MODE) = AUTO	
47	46	45	44	43	42	41	40
CDM (MODE) = AUTO		SIDEKICK (MODE) = AUTO		BIF_SIDEKICK (MODE) = AUTO		BIF (MODE) = AUTO	
39	38	37	36	35	34	33	32
reserved							
31	30	29	28	27	26	25	24
reserved		TPU_MCU_DEMUX (MODE) = AUTO		MCU_L0 (MODE) = AUTO		TPU (MODE) = AUTO	
23	22	21	20	19	18	17	16
reserved		USC (MODE) = AUTO		reserved		SLC (MODE) = AUTO	
15	14	13	12	11	10	9	8
UVS (MODE) = AUTO		PDS (MODE) = AUTO		VDM (MODE) = AUTO		PM (MODE) = AUTO	
7	6	5	4	3	2	1	0
GPP (MODE) = AUTO		TE (MODE) = AUTO		TSP (MODE) = AUTO		ISP (MODE) ... = AUTO	

Core Module Clock Control Modes. Allows individual domain clocks to be forced off, forced on or operate under automatic pipeline activity based clock gating. This register is generally controlled by the GPU firmware and should be set to AUTO. Clock gating reduces the power consumed by the device.

Name	Type	MSB	LSB	Default
------	------	-----	-----	---------

USCS	MODE	53	52	AUTO [ 0x2]
PBE	MODE	51	50	AUTO [ 0x2]
MCU_I1	MODE	49	48	AUTO [ 0x2]
CDM	MODE	47	46	AUTO [ 0x2]
SIDEKICK	MODE	45	44	AUTO [ 0x2]
BIF_SIDEKICK	MODE	43	42	AUTO [ 0x2]
BIF	MODE	41	40	AUTO [ 0x2]
TPU_MCU_DEMUX	MODE	29	28	AUTO [ 0x2]
MCU_L0	MODE	27	26	AUTO [ 0x2]
TPU	MODE	25	24	AUTO [ 0x2]
USC	MODE	21	20	AUTO [ 0x2]
SLC	MODE	17	16	AUTO [ 0x2]
UVS	MODE	15	14	AUTO [ 0x2]
PDS	MODE	13	12	AUTO [ 0x2]
VDM	MODE	11	10	AUTO [ 0x2]
PM	MODE	9	8	AUTO [ 0x2]
GPP	MODE	7	6	AUTO [ 0x2]
TE	MODE	5	4	AUTO [ 0x2]
TSP	MODE	3	2	AUTO [ 0x2]
ISP	MODE	1	0	AUTO [ 0x2]

## MODE

Size 2

Possible Values:

Name	Value/Range	Info
OFF	0 [ 0]	The domain clock is forced off
ON	1 [ 0x1]	The domain clock is forced on
AUTO	2 [ 0x2]	Automatic clock gating is active, the domain clock is only on whilst data is being processed

## ROGUE\_CR\_CLK\_CTRL2

Size: 64

Address: 0x00000090Default: 0x000000002aaaaaa

Type: RegisterDirection: read-writeSCOPE: SYSTEM

Register banks: rac\_dv rac jones tpu\_dv tpu usc

Kick pipeline: global

63	62	61	60	59	58	57	56
reserved							
55	54	53	52	51	50	49	48
reserved							
47	46	45	44	43	42	41	40
reserved							
39	38	37	36	35	34	33	32

reserved

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

reserved      RTS (MODE) = AUTO

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

PCG (MODE) = AUTO    BPS (MODE) = AUTO    RS (MODE) = AUTO    RRC (MODE) = AUTO

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

URI (MODE) = AUTO    RCE (MODE) = AUTO    ASC (MODE) = AUTO    FP (MODE) = AUTO

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

INT (MODE) = AUTO    YUV (MODE) = AUTO    USC\_PIPE\_PAP\_DOT8 (MODE) = AUTO    USC\_PIPE\_PAP\_FOP (MODE) ... = AUTO

Core Module Clock Control Modes. Allows individual domain clocks to be forced off, forced on or operate under automatic pipeline activity based clock gating. This register is generally controlled by the GPU firmware and should be set to AUTO. Clock gating reduces the power consumed by the device.

Name	MSB	LSB	Default	Description	Bank Filter
RTS	25	24	AUTO [ 0x2]		rac rac_dv
PCG	23	22	AUTO [ 0x2]		rac rac_dv
BPS	21	20	AUTO [ 0x2]		rac rac_dv
RS	19	18	AUTO [ 0x2]		rac rac_dv
RRC	17	16	AUTO [ 0x2]		rac rac_dv
URI	15	14	AUTO [ 0x2]		rac rac_dv
RCE	13	12	AUTO [ 0x2]		jones rac_dv
ASC	11	10	AUTO [ 0x2]		jones rac_dv
FP	9	8	AUTO [ 0x2]		tpu tpu_dv rac_dv
INT	7	6	AUTO [ 0x2]		tpu tpu_dv rac_dv
YUV	5	4	AUTO [ 0x2]		tpu tpu_dv rac_dv
USC_PIPE_PAP_DOT8	3	2	AUTO [ 0x2]		usc rac_dv
USC_PIPE_PAP_FOP	1	0	AUTO [ 0x2]		usc rac_dv

## ROGUE\_CR\_CLK\_CTRL2.MODE

Size: 2

Type: DefinePossible Values:

Name	Value/Range	Info
OFF	0 [ 0]	The domain clock is forced off
ON	1 [ 0x1]	The domain clock is forced on
AUTO	2 [ 0x2]	Automatic clock gating is active, the domain clock is only on whilst data is being processed

## ROGUE\_CR\_CORE\_ID

Size 64

Address: 0x00000020


Access: readonly

Member of groups: jones mars

63	62	61	60	59	58	57	56
----	----	----	----	----	----	----	----

BRANCH\_ID ( ) ...

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----



Reports the product ID Core ID Register

Name	Type	MSB	LSB	Default
BRANCH_ID	—	63	48	---
VERSION_ID	—	47	32	---
NUMBER_OF_SCALABLE_UNITS	—	31	16	---
CONFIG_ID	—	15	0	---

## BRANCH\_ID

Size 16

B - Branch ID

## VERSION\_ID

Size 16

V - Version ID

## NUMBER\_OF\_SCALABLE\_UNITS

Size 16

N - Number of scalable Units

## CONFIG\_ID

Size 16

C - Config ID

---

## ROGUE\_CR\_CORE\_REVISION

Size 32

Address: 0x00000020

Access: readonly

Member of groups: jones sidekick2 sidekick



31	30	29	28	27	26	25	24
DESIGNER ( _ )							
23	22	21	20	19	18	17	16
MAJOR ( _ )							
15	14	13	12	11	10	9	8
MINOR ( _ )							
7	6	5	4	3	2	1	0
MAINTENANCE ( _ ) ...							

Reports the core revision Core Revision Register identifies the specific core revision. This is updated to reflect the formal release status of the core.

Name	MSB	LSB	Default
DESIGNER	31	24	0
MAJOR	23	16	0x1
MINOR	15	8	0
MAINTENANCE	7	0	0

## DESIGNER

Size 8

Designer Field

## MAJOR

Size 8

Major Revision

## MINOR

Size 8

Minor Revision

## MAINTENANCE

Size 8

Maintenance Revision

---

## ROGUE\_CR\_ECC\_RAM\_INIT\_DONE

Size 5

Address: 0x0000f350

Access: readonly

Member of groups: rascal slc tpu\_mcu\_l0 usc sidekick mars

7	6	5	4	3	2	1	0
-	SLC_SIDEKICK ( _ )	USC ( _ )	TPU_MCU_L0 ( _ )	RASCAL ( _ )	reserved		

Core ECC RAM initialisation status register. Read this register to determine the initialisation status of ECC RAMs on all RAMs in the corresponding block

Name	Type	MSB	LSB	Default
SLC_SIDEKICK	_	4	4	0
USC	_	3	3	0

TPU_MCU_L0	—	2	2	0
RASCAL	—	1	1	0

## RASCAL

Size 1

ECC\_RAM Init kick for ALL blocks within RASCAL

## TPU\_MCU\_L0

Size 1

ECC\_RAM Init kick for ALL blocks within TPU\_MCU\_L0

## USC

Size 1

ECC\_RAM Init kick for ALL blocks within USC

## SLC\_SIDEKICK

Size 1

ECC\_RAM Init kick for ALL blocks within SLC\_SIDEKICK

---

## ROGUE\_CR\_ECC\_RAM\_INIT\_KICK

Size 5

Address: 0x0000f348

Access: writeonly

Member of groups: rascal slc tpu\_mcu\_l0 usc sidekick mars

7	6	5	4	3	2	1	0
-			SLC_SIDEKICK (—)	USC (—)	TPU_MCU_L0 (—)	RASCAL (—)	reserved

Core ECC RAM Initialisation control register. Write a '1' to initiate ECC RAM self initialisation for all RAMs in the corresponding block and a '0' to clear

Name	Type	MSB	LSB	Default
SLC_SIDEKICK	—	4	4	0
USC	—	3	3	0
TPU_MCU_L0	—	2	2	0
RASCAL	—	1	1	0

## RASCAL

Size 1

ECC\_RAM Init kick for ALL blocks within RASCAL

## TPU\_MCU\_L0

Size 1

ECC\_RAM Init kick for ALL blocks within TPU\_MCU\_L0

## USC

Size 1

ECC\_RAM Init kick for ALL blocks within USC

# SLC\_SIDEKICK

Size 1

ECC\_RAM Init kick for ALL blocks within SLC\_SIDEKICK

## ROGUE\_CR\_EVENT\_STATUS

Size 32

Address: 0x00000130

Access: read-write

Member of groups: mars

31	30	29	28	27	26	25	24
reserved							

23	22	21	20	19	18	17	16
reserved		SAFETY ( )		SLAVE_REQ ( )		reserved	

15	14	13	12	11	10	9	8
USC_TRIGGER ( )	ZLS_FINISHED ( )	GPIO_ACK ( )	GPIO_REQ ( )	POWER_ABORT ( )	POWER_COMPLETE ( )	MMU_PAGE_FAULT ( )	PM_3D_MEM_FREE ( )

7	6	5	4	3	2	1	0
PM_OUT_OF_MEMORY ( )	TA_TERMINATE ( )	TA_FINISHED ( )	ISP_END_MACRO TILE ( )	PIXELBE_END_RENDER ( )	COMPUTE_FINISHED ( )	KERNEL_FINISHED ( )	reserved

The event status register indicate the source of an interrupt generated by PowerVR RGX These events only schedule an interrupt context thread to run on META when the appropriate enables are set in ROGUE\_CR\_DMn\_INTERRUPT\_ENABLE

Name	Type	MSB	LSB	Default
SAFETY	—	20	20	---
SLAVE_REQ	—	19	19	---
USC_TRIGGER	—	15	15	---
ZLS_FINISHED	—	14	14	---
GPIO_ACK	—	13	13	---
GPIO_REQ	—	12	12	---
POWER_ABORT	—	11	11	---
POWER_COMPLETE	—	10	10	---
MMU_PAGE_FAULT	—	9	9	---
PM_3D_MEM_FREE	—	8	8	---
PM_OUT_OF_MEMORY	—	7	7	---
TA_TERMINATE	—	6	6	---
TA_FINISHED	—	5	5	---
ISP_END_MACRO TILE	—	4	4	---
PIXELBE_END_RENDER	—	3	3	---
COMPUTE_FINISHED	—	2	2	---
KERNEL_FINISHED	—	1	1	---

## SAFETY

Size 1

Indicates an interrupt event from an active safety feature has been received

## **SLAVE\_REQ**

**Size 1**

Indicates an interrupt event from a slave has been received.

## **USC\_TRIGGER**

**Size 1**

One or more USC has executed a nop.trigger instruction

## **ZLS\_FINISHED**

**Size 1**

ZLS has finished all tiles in a Render

## **GPIO\_ACK**

**Size 1**

General Purpose output acknowledgement

## **GPIO\_REQ**

**Size 1**

General Purpose input request

## **POWER\_ABORT**

**Size 1**

The requested power operation has been denied.

## **POWER\_COMPLETE**

**Size 1**

The requested power operation has completed

## **MMU\_PAGE\_FAULT**

**Size 1**

An MMU page fault has occurred

## **PM\_3D\_MEM\_FREE**

**Size 1**

PM memory allocation completed for the current render

## **PM\_OUT\_OF\_MEMORY**

**Size 1**

PM memory allocation failed for a macro-tile

## **TA\_TERMINATE**

**Size 1**

The TE has aborted a macro tile after a failed PM allocation request



## TA\_FINISHED

Size 1

The TA phase has completed

## ISP\_END\_MACRO TILE

Size 1

ISP End-of-Macro tile

## PIXELBE\_END\_RENDER

Size 1

The 3D phase has completed

## COMPUTE\_FINISHED

Size 1

The compute phase has completed

## KERNEL\_FINISHED

Size 1

A compute kernel has completed and updated the associated event object in external memory

---

## ROGUE\_CR\_FWCORE\_ADDR\_REMAP\_CONFIG0

Size 63

Address: 0x00003000

Access: read-write

Member of groups: mars

63	62	61	60	59	58	57	56
-	TRUSTED ( )	LOAD_STORE_EN ( )	FETCH_EN ( )	SIZE ( ) ...			

55	54	53	52	51	50	49	48
SIZE ( ) ...							

47	46	45	44	43	42	41	40
SIZE ( )				reserved	CBASE ( )		

39	38	37	36	35	34	33	32
DEVVADDR ( ) ...							

31	30	29	28	27	26	25	24
DEVVADDR ( ) ...							

23	22	21	20	19	18	17	16
DEVVADDR ( ) ...							

15	14	13	12	11	10	9	8
DEVVADDR ( )				reserved			

7	6	5	4	3	2	1	0
reserved							

Override swerv memory access for this region

Name	Type	MSB	LSB	Default
TRUSTED	—	62	62	0
LOAD_STORE_EN	—	61	61	0
FETCH_EN	—	60	60	0
SIZE	—	59	44	0
CBASE	—	42	40	0
DEVVADDR	—	39	12	0xe1c0000

## TRUSTED

Size 1

Set whether accesses in the this region are trusted

## LOAD\_STORE\_EN

Size 1

Region enabled for loads/stores

## FETCH\_EN

Size 1

Region enabled for instruction fetches

## SIZE

Size 16

Region mapped window size

## CBASE

Size 3

MMU catalogue base index. Indices 0-7 are supported

## DEVVADDR

Size 28

Base output address (4k aligned)

---

## ROGUE\_CR\_FWCORE\_BOOT

Size 1

Address: 0x00003090

Access: read-write

Member of groups: mars

7	6	5	4	3	2	1	0
-							ENABLE ( ) ...

Boot the RISC-V CPU

Name	Type	MSB	LSB	Default
ENABLE	—	0	0	0

# ENABLE

Size 1

Boot the RISC-V CPU

## ROGUE\_CR\_FWCORE\_MEM\_CAT\_BASE0

Size 40

Address: 0x000030f0

Access: read-write

Member of groups: mars

39	38	37	36	35	34	33	32
ADDR (..) ...							
31	30	29	28	27	26	25	24
ADDR (..) ...							
23	22	21	20	19	18	17	16
ADDR (..) ...							
15	14	13	12	11	10	9	8
ADDR (..)				reserved			
7	6	5	4	3	2	1	0
reserved							
Name	Type	MSB	LSB	Default			
ADDR	..	39	12	0			

# ADDR

Size 28

## ROGUE\_CR\_FWCORE\_MEM\_CAT\_BASE1

Size 40

Address: 0x000030f8

Access: read-write

Member of groups: mars

39	38	37	36	35	34	33	32
ADDR (..) ...							
31	30	29	28	27	26	25	24
ADDR (..) ...							
23	22	21	20	19	18	17	16
ADDR (..) ...							
15	14	13	12	11	10	9	8
ADDR (..)				reserved			
7	6	5	4	3	2	1	0

reserved

Name	Type	MSB	LSB	Default
ADDR	—	39	12	0

## ADDR

Size 28

---

## ROGUE\_CR\_GARTEN\_SLC

Size 1

Address: 0x00000bb8

Access: read-write

Member of groups: jones

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	FORCE_COHERENCY ( ) ...

Override Garten SLC accesses to be Coherent with memory when register written with 1 (default value is SLC coherency enabled)

Name	MSB	LSB	Default
FORCE_COHERENCY	0	0	0x1

## FORCE\_COHERENCY

Size 1

0 = SLC control, 1 = SLC Coherency Forced

---

## ROGUE\_CR\_HUB\_BIFPMCACHE\_PERF

Size 5

Address: 0x00007800

Access: read-write

Member of groups: hub\_bifpmcache\_perf

7	6	5	4	3	2	1	0
-	-	-	CLR_3 ( )	CLR_2 ( )	CLR_1 ( )	CLR_0 ( )	CTRL_ENABLE ( ) ...

Name	Type	MSB	LSB	Default
CLR_3	—	4	4	0
CLR_2	—	3	3	0
CLR_1	—	2	2	0
CLR_0	—	1	1	0
CTRL_ENABLE	—	0	0	0

## CLR\_3

Size 1

clear counter 3

## CLR\_2

Size 1

clear counter 2

# CLR\_1

Size 1

clear counter 1

# CLR\_0

Size 1

clear counter 0

# CTRL\_ENABLE

Size 1

enables the perf bus counters

---

# ROGUE\_CR\_HUB\_BIFPMCACHE\_PERF\_COUNTER\_0

Size 32

Address: 0x00007850

Access: readonly

Member of groups: hub\_bifpmcache\_perf

31	30	29	28	27	26	25	24
REG ( ) ...							

23	22	21	20	19	18	17	16
REG ( ) ...							

15	14	13	12	11	10	9	8
REG ( ) ...							

7	6	5	4	3	2	1	0
REG ( ) ...							

Name	Type	MSB	LSB	Default
REG	_	31	0	0

# REG

Size 32

counter a0

---

# ROGUE\_CR\_HUB\_BIFPMCACHE\_PERF\_SELECT0

Size 64

Address: 0x00007808

Access: read-write

Member of groups: hub\_bifpmcache\_perf

63	62	61	60	59	58	57	56
reserved							

--	--	--	--	--	--	--	--

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----

reserved

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

reserved

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

reserved

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

reserved

23	22	21		20	19	18	17	16
----	----	----	--	----	----	----	----	----

reserved MODE ( ) GROUP\_SELECT ( )

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

BIT\_SELECT ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

BIT\_SELECT ( ) ...

Name	Type	MSB	LSB	Default
MODE	—	21	21	0
GROUP_SELECT	—	20	16	0
BIT_SELECT	—	15	0	0

## MODE

Size 1

reduction mode, 0: bitwise increments, 1: unsigned count increment

## GROUP\_SELECT

Size 5

group select, see full PERF hub\_bifpmcache documentation for signals in each group

## BIT\_SELECT

Size 16

bit mask for enabled signals in group

---

## ROGUE\_CR\_IRQ\_OS0\_EVENT\_CLEAR

Size 32

Address: 0x00000be8

Access: read-write

Member of groups: mars

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

reserved

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

reserved

--	--	--	--	--	--	--	--

15	14	13	12	11	10	9	8
reserved							

7	6	5	4	3	2	1	0
reserved						SOURCE (..) ...	

This register clears a per-OS host interrupt.

Name	Type	MSB	LSB	Default
SOURCE	..	0	0	0

## SOURCE

Size 1

## ROGUE\_CR\_IRQ\_OS0\_EVENT\_STATUS

Size 32

Address: 0x00000bd8

Access: readonly

Member of groups: mars

31	30	29	28	27	26	25	24
reserved							

23	22	21	20	19	18	17	16
reserved							

15	14	13	12	11	10	9	8
reserved							

7	6	5	4	3	2	1	0
reserved						SOURCE (..) ...	

This register indicates the source of a per-OS host interrupt. This register is set by the firmware and cleared by the host.

Name	Type	MSB	LSB	Default
SOURCE	..	0	0	0

## SOURCE

Size 1

## ROGUE\_CR\_JONES\_IDLE

Size: 19

Address: 0x00008328Default: N/A

Type: RegisterDirection: read-onlyGENERATE\_POL: NO

Register banks: jones

Kick pipeline: global

23	22	21	20	19	18	17	16
-					ASC (..)	RCE (..)	AXI2IMG (..)

15	14	13	12	11	10	9	8
SLC (..)	TDM (..)	FB_CDC_TLA (..)	FB_CDC (..)	MMU (..)	DFU (..)	GARTEN (..)	reserved

7	6	5	4	3	2	1	0
SOCIF ( )	TILING ( )	IPP ( )	USC_GMUTEX ( )	PM ( )	CDM ( )	DCE ( )	BIF ( ) ...

Name	MSB	LSB	Default	Description	Bank Filter
ASC	18	18	0x1	ASC Module IDLE	jones
RCE	17	17	0x1	RCE Module IDLE	jones
AXI2IMG	16	16	0x1	AXI2IMG Module IDLE	jones
SLC	15	15	0x1	SLC Module IDLE	jones
TDM	14	14	0x1	TDM Module IDLE	jones
FB_CDC_TLA	13	13	0x1	FB CDC Module IDLE	jones
FB_CDC	12	12	0x1	FB CDC Module IDLE	jones
MMU	11	11	0x1	MMU Module IDLE	jones
DFU	10	10	0x1	Jones DFU Module IDLE	jones
GARTEN	9	9	0x1	GARTEN Module IDLE	jones
SOCIF	7	7	0x1	SOCIF Module IDLE	jones
TILING	6	6	0x1	TILING Module IDLE	jones
IPP	5	5	0x1	IPP Module IDLE	jones
USC_GMUTEX	4	4	0x1	USC Global Mutex Module IDLE	jones
PM	3	3	0x1	PM Module IDLE	jones
CDM	2	2	0x1	CDM Module IDLE	jones
DCE	1	1	0x1	DCE Module IDLE	jones
BIF	0	0	0x1	JONES BIF Module IDLE	jones

## ROGUE\_CR\_JONES\_IDLE.ASC

Size: 1

Type: Define

ASC Module IDLE

## ROGUE\_CR\_JONES\_IDLE.RCE

Size: 1

Type: Define

RCE Module IDLE

## ROGUE\_CR\_JONES\_IDLE.AXI2IMG

Size: 1

Type: Define

AXI2IMG Module IDLE

## ROGUE\_CR\_JONES\_IDLE.SLC

Size: 1

Type: Define

SLC Module IDLE

## ROGUE\_CR\_JONES\_IDLE.TDM

Size: 1



**Type:** Define

TDM Module IDLE

## **ROGUE\_CR\_JONES\_IDLE.FB\_CDC\_TLA**

**Size:** 1

**Type:** Define

FB CDC Module IDLE

## **ROGUE\_CR\_JONES\_IDLE.FB\_CDC**

**Size:** 1

**Type:** Define

FB CDC Module IDLE

## **ROGUE\_CR\_JONES\_IDLE.MMU**

**Size:** 1

**Type:** Define

MMU Module IDLE

## **ROGUE\_CR\_JONES\_IDLE.DFU**

**Size:** 1

**Type:** Define

Jones DFU Module IDLE

## **ROGUE\_CR\_JONES\_IDLE.GARTEN**

**Size:** 1

**Type:** Define

GARTEN Module IDLE

## **ROGUE\_CR\_JONES\_IDLE.SOCIF**

**Size:** 1

**Type:** Define

SOCIF Module IDLE

## **ROGUE\_CR\_JONES\_IDLE.TILING**

**Size:** 1

**Type:** Define

TILING Module IDLE

## **ROGUE\_CR\_JONES\_IDLE.IPP**

**Size:** 1

**Type:** Define

IPP Module IDLE

## **ROGUE\_CR\_JONES\_IDLE.USC\_GMUTEX**

**Size:** 1

**Type:** Define

USC Global Mutex Module IDLE

## ROGUE\_CR\_JONES\_IDLE.PM

**Size:** 1

**Type:** Define

PM Module IDLE

## ROGUE\_CR\_JONES\_IDLE.CDM

**Size:** 1

**Type:** Define

CDM Module IDLE

## ROGUE\_CR\_JONES\_IDLE.DCE

**Size:** 1

**Type:** Define

DCE Module IDLE

## ROGUE\_CR\_JONES\_IDLE.BIF

**Size:** 1

**Type:** Define

JONES BIF Module IDLE

---

## ROGUE\_CR\_JONES\_PERF

**Size** 5

**Address:** 0x00008330

**Access:** read-write

**Member of groups:** jones\_perf

7	6	5	4	3	2	1	0
-			CLR_3 ( )	CLR_2 ( )	CLR_1 ( )	CLR_0 ( )	CTRL_ENABLE ( ) ...

Name	MSB	LSB	Default
CLR_3	4	4	0
CLR_2	3	3	0
CLR_1	2	2	0
CLR_0	1	1	0
CTRL_ENABLE	0	0	0

## CLR\_3

**Size** 1

clear counter 3

## CLR\_2

**Size** 1

clear counter 2

# CLR\_1

Size 1

clear counter 1

# CLR\_0

Size 1

clear counter 0

# CTRL\_ENABLE

Size 1

enables the perf bus counters

---

# ROGUE\_CR\_JONES\_PERF\_COUNTER\_0

Size 32

Address: 0x00008368

Access: readonly

Member of groups: jones\_perf

31	30	29	28	27	26	25	24
REG ( ) ...							

23	22	21	20	19	18	17	16
REG ( ) ...							

15	14	13	12	11	10	9	8
REG ( ) ...							

7	6	5	4	3	2	1	0
REG ( ) ...							

Name	MSB	LSB	Default
REG	31	0	0

# REG

Size 32

counter a0

---

# ROGUE\_CR\_JONES\_PERF\_SELECT0

Size 64


Address: 0x00008338

Access: read-write

Member of groups: jones\_perf

63	62	61	60	59	58	57	56
reserved		BATCH_MAX ( ) ...					

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----



BATCH\_MAX

Size 14

this is the max batch number which will be counted in this group

BATCH\_MIN

Size 14

this is the min batch number which will be counted in this group

MODE

Size 1

reduction mode, 0: bitwise increments, 1: unsigned count increment

GROUP\_SELECT

Size 5

group select, see full PERF documentation for signals in each group

BIT\_SELECT

Size 16

bit mask for enabled signals in group

ROGUE\_CR\_MARS\_IDLE

Size 3

**Address:** 0x000008f8

**Access:** readonly

**Member of groups:** mars

7	6	5	4	3	2	1	0
-					MH_SYSARB0 ( )	CPU ( )	SOCIF ( ) ...

Name	Type	MSB	LSB	Default
MH_SYSARB0	—	2	2	0x1
CPU	—	1	1	0x1
SOCIF	—	0	0	0x1

## MH\_SYSARB0

**Size** 1

SYSARB0 Module IDLE

## CPU

**Size** 1

CPU Module IDLE

## SOCIF

**Size** 1

SOCIF Module IDLE

/>

---

## ROGUE\_CR\_META\_BOOT

**Size** 1

**Address:** 0x00000bf8

**Access:** read-write

**Member of groups:** jones sidekick2 sidekick

7	6	5	4	3	2	1	0
-						MODE ( ) ...	

Name	Type	MSB	LSB	Default
MODE	—	0	0	0

## MODE

**Size** 1

0 = Don't boot, 1 = Boot

---

## ROGUE\_CR\_META\_SP\_MSLVCTRL0

**Size:** 32

**Address:** 0x00003080**Default:** N/A

**Type:** Software Only Register**Direction:** read-write**SCOPE:** GARTENSECURITY: METASLVCTRL0

**Register banks:** jones

**Kick pipeline:** global

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

ADDR (..) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ADDR (..) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ADDR (..) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

ADDR (..)

AUTOINCR (..)

RD (..) ...

Name	MSB	LSB	Default	Description	Bank Filter
ADDR	31	2	0	32-bit byte address specifying the address at which the next read or write access should be made within the META core memory map.	
AUTOINCR	1	1	0	Selects auto-increment addressing mode when set to 1. The address specified in ADDR (bits 31-2) will be incremented after each transaction is transmitted by the slave port.	
RD	0	0	0	If written with the value 1 a read to the address specified (see below) will be issued and this bit will clear back to zero once the read transaction is transmitted by the slave port.	

## ROGUE\_CR\_META\_SP\_MSLVCTRL0.ADDR

**Size:** 30

**Type:** Define

32-bit byte address specifying the address at which the next read or write access should be made within the META core memory map.

## ROGUE\_CR\_META\_SP\_MSLVCTRL0.AUTOINCR

**Size:** 1

**Type:** Define

Selects auto-increment addressing mode when set to 1. The address specified in ADDR (bits 31-2) will be incremented after each transaction is transmitted by the slave port.

## ROGUE\_CR\_META\_SP\_MSLVCTRL0.RD

**Size:** 1

**Type:** Define

If written with the value 1 a read to the address specified (see below) will be issued and this bit will clear back to zero once the read transaction is transmitted by the slave port.

## ROGUE\_CR\_META\_SP\_MSLVCTRL1

**Size:** 32

**Address:** 0x000030c0**Default:** N/A

**Type:** Software Only Register**Direction:** read-write**SCOPE:** GARTEN

**Register banks:** jones

**Kick pipeline:** global

31	30	29	28	27	26	25	24
DEFERRTHREAD (..)	LOCK2_INTERLOCK (..)	ATOMIC_INTERLOCK (..)	reserved	GBLPORT_IDLE (..)	COREMEM_IDLE (..)	READY (..)	

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

DEFERRID ( )	DEFERR ( )	reserved	WR_ACTIVE ( )	reserved
--------------	------------	----------	---------------	----------

15	14	13	12	11	10	9	8
reserved							

7	6	5	4	3	2	1	0
reserved	THREAD ( )		TRANS_SIZE ( )		BYTE_ROUND ( ) ...		

Name	MSB	LSB	Default	Description	Bank Filter
DEFERR THREAD	31	30	0	Deferred bus error thread ID. (Read only)	
LOCK2_I NTERLO CK	29	29	0	Slave interface LOCK2 interlock active (Read only)	
ATOMIC_ INTERLO CK	28	28	0	Atomic inter-lock active in MMU arbiter (Read only)	
GBLPOR T_IDLE	26	26	0	Global internal register access port idle (Read only)	
COREME M_IDLE	25	25	0	Core memory update register idle (Read only)	
READY	24	24	0	Slave port ready to issue a further read or write request (Read only)	
DEFERRID	23	21	0	Deferred bus error code (Read only)	
DEFERR	20	20	0	This bit is set to '1' when a slave access generated a deferred bus error. Writing '0' to this bit clears this flag. Once this flag is set to '1', further bus errors would be ignored until it is cleared.	
WR_ACTI VE	18	18	0	If set means that a write is still in progress within the META core, else zero if write(s) have completed (Read only)	
THREAD	5	4	0	Specifies the thread identifier to be issued on read or write transactions within the META core.	
TRANS_S IZE	3	2	0	Selects the transaction size (number of byte lanes) generated within the META core for writes or reads. The following sizes are currently supported, 0 - 32-bit, 1 - 16-bit, and 2 - 8-bit.	
BYTE_RO UND	1	0	0	Byte routing/shift to be applied to data transfers performed on the MSLVDATA <sub>X</sub> and MSLVDATA <sub>T</sub> registers. Data will be duplicated in either direction so that 8-bit or 16-bit read or write operations can be performed using the lower part of the slave interface data bus.	

## ROGUE\_CR\_META\_SP\_MSLVCTRL1.DEFERRTHREAD

Size: 2

Type: Define

Deferred bus error thread ID. (Read only)

## ROGUE\_CR\_META\_SP\_MSLVCTRL1.LOCK2\_INTERLOCK

Size: 1

Type: Define

Slave interface LOCK2 interlock active (Read only)

## ROGUE\_CR\_META\_SP\_MSLVCTRL1.ATOMIC\_INTERLOCK

Size: 1

Type: Define

Atomic inter-lock active in MMU arbiter (Read only)

## ROGUE\_CR\_META\_SP\_MSLVCTRL1.GBLPORT\_IDLE

Size: 1

Type: Define

Global internal register access port idle (Read only)

## **ROGUE\_CR\_META\_SP\_MSLVCTRL1.COREMEM\_IDLE**

**Size:** 1

**Type:** Define

Core memory update register idle (Read only)

## **ROGUE\_CR\_META\_SP\_MSLVCTRL1.READY**

**Size:** 1

**Type:** Define

Slave port ready to issue a further read or write request (Read only)

## **ROGUE\_CR\_META\_SP\_MSLVCTRL1.DEFERRID**

**Size:** 3

**Type:** Define

Deferred bus error code (Read only)

## **ROGUE\_CR\_META\_SP\_MSLVCTRL1.DEFERR**

**Size:** 1

**Type:** Define

This bit is set to '1' when a slave access generated a deferred bus error. Writing '0' to this bit clears this flag. Once this flag is set to '1', further bus errors would be ignored until it is cleared.

## **ROGUE\_CR\_META\_SP\_MSLVCTRL1.WR\_ACTIVE**

**Size:** 1

**Type:** Define

If set means that a write is still in progress within the META core, else zero if write(s) have completed (Read only)

## **ROGUE\_CR\_META\_SP\_MSLVCTRL1.THREAD**

**Size:** 2

**Type:** Define

Specifies the thread identifier to be issued on read or write transactions within the META core.

## **ROGUE\_CR\_META\_SP\_MSLVCTRL1.TRANS\_SIZE**

**Size:** 2

**Type:** Define

Selects the transaction size (number of byte lanes) generated within the META core for writes or reads. The following sizes are currently supported, 0 - 32-bit, 1 - 16-bit, and 2 - 8-bit.

## **ROGUE\_CR\_META\_SP\_MSLVCTRL1.BYTE\_ROUND**

**Size:** 2

**Type:** Define

Byte routing/shift to be applied to data transfers performed on the MSLVDATA\_X and MSLVDATA\_T registers. Data will be duplicated in either direction so that 8-bit or 16-bit read or write operations can be performed using the lower part of the slave interface data bus.



# ROGUE\_CR\_META\_SP\_MSLV DATAT

**Size:** 32

**Address:** 0x00003040**Default:** N/A

**Type:** Software Only Register**Direction:** read-write**SCOPE:** GARTEN**SECURITY:** METASLV DATAT

**Register banks:** jones

**Kick pipeline:** global

31	30	29	28	27	26	25	24
MSLV DATAT ( ) ...							
23	22	21	20	19	18	17	16
MSLV DATAT ( ) ...							
15	14	13	12	11	10	9	8
MSLV DATAT ( ) ...							
7	6	5	4	3	2	1	0
MSLV DATAT ( ) ...							

Name	MSB	LSB	Default	Description	Bank Filter
MSLVD ATAT	31	0	0	This register updates or returns the same value as MSLVDATAX. However each read/write transaction on this register also starts the corresponding transfer within the META Core	

## ROGUE\_CR\_META\_SP\_MSLV DATAT.MSLV DATAT

**Size:** 32

**Type:** Define

This register updates or returns the same value as MSLVDATAX. However each read/write transaction on this register also starts the corresponding transfer within the META Core

# ROGUE\_CR\_META\_SP\_MSLV DATAX

**Size:** 32

**Address:** 0x00003000**Default:** N/A

**Type:** Software Only Register**Direction:** read-write**SCOPE:** GARTEN

**Register banks:** jones

**Kick pipeline:** global

31	30	29	28	27	26	25	24
MSLVDATAX ( ) ...							
23	22	21	20	19	18	17	16
MSLVDATAX ( ) ...							
15	14	13	12	11	10	9	8
MSLVDATAX ( ) ...							
7	6	5	4	3	2	1	0
MSLVDATAX ( ) ...							

--	--	--	--	--	--	--	--

Name	MSB	LSB	Default	Description	Bank Filter
MSLVDATAX	31	0	0	This register holds the last data value read or written by the slave port	

## ROGUE\_CR\_META\_SP\_MSLVDATAX.MSLVDATAX

Size: 32

Type: Define

This register holds the last data value read or written by the slave port

---

## ROGUE\_CR\_META\_SP\_MSLVIRQENABLE

Size: 32

Address: 0x00003680Default: N/A

Type: Software Only RegisterDirection: read-writeSCOPE: GARTEN

Register banks: jones

Kick pipeline: global

31	30	29	28	27	26	25	24
reserved							

23	22	21	20	19	18	17	16
reserved							

15	14	13	12	11	10	9	8
reserved							

7	6	5	4	3	2	1	0
reserved				EVENT1 ( _ )	EVENT0 ( _ )	reserved	

Name	MSB	LSB	Default	Description	Bank Filter
EVENT1	3	3	0	Enable Slave interrupt event 1 to raise an output interrupt.	
EVENT0	2	2	0	Enable Slave interrupt event 0 to raise an output interrupt.	

## ROGUE\_CR\_META\_SP\_MSLVIRQENABLE.EVENT1

Size: 1

Type: Define

Enable Slave interrupt event 1 to raise an output interrupt.

## ROGUE\_CR\_META\_SP\_MSLVIRQENABLE.EVENT0

Size: 1

Type: Define

Enable Slave interrupt event 0 to raise an output interrupt.

---

## ROGUE\_CR\_META\_SP\_MSLVIRQLEVEL

Size: 32

Address: 0x000036c0Default: N/A

Type: Software Only RegisterDirection: read-writeSCOPE: GARTEN

Register banks: jones

Kick pipeline: global

31	30	29	28	27	26	25	24
reserved							

23	22	21	20	19	18	17	16
reserved							

15	14	13	12	11	10	9	8
reserved							

7	6	5	4	3	2	1	0
reserved						MODE ( ) ...	

Name	MSB	LSB	Default	Description	Bank Filter
MODE	0	0	0	Level or edge mode for the META core output triggers.	

## ROGUE\_CR\_META\_SP\_MSLVIRQSTATUS

**Size:** 32

**Address:** 0x00003640**Default:** N/A

**Type:** Software Only Register**Direction:** read-write**SCOPE:** GARTEN**SECURITY:** NONE

**Register banks:** jones

**Kick pipeline:** global

31	30	29	28	27	26	25	24
reserved							

23	22	21	20	19	18	17	16
reserved							

15	14	13	12	11	10	9	8
reserved							

7	6	5	4	3	2	1	0
reserved				TRIGVECT3 ( )	TRIGVECT2 ( )	reserved	

Name	MSB	LSB	Default	Description	Bank Filter
TRIGVECT3	3	3	0	IRQ event occurred due to vectoring to an event inside META core to the host (set trigger vector to 3). This status bit can be written with '0' to clear the IRQ event	
TRIGVECT2	2	2	0	IRQ event occurred due to vectoring to an event inside META core to the host (set trigger vector to 2). This status bit can be written with '0' to clear the IRQ event.	

## ROGUE\_CR\_META\_SP\_MSLVIRQSTATUS.TRIGVECT3

**Size:** 1

**Type:** Define

IRQ event occurred due to vectoring to an event inside META core to the host (set trigger vector to 3). This status bit can be written with '0' to clear the IRQ event

## ROGUE\_CR\_META\_SP\_MSLVIRQSTATUS.TRIGVECT2

**Size:** 1

**Type:** Define

IRQ event occurred due to vectoring to an event inside META core to the host (set trigger vector to 2). This status bit can be written with '0' to clear the IRQ event.

---

## ROGUE\_CR\_MIPS\_WRAPPER\_IRQ\_STATUS

Size 1

Address: 0x000008a8

Access: read-write

Member of groups: sidekick2 sidekick

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	EVENT (..) ...

This register contains the configuration options for the RGX firmware interrupts to HOST.

Name	Type	MSB	LSB	Default
EVENT	-	0	0	0

---

## ROGUE\_CR\_MIPS\_WRAPPER\_NMI\_ENABLE

Size 1

Address: 0x000008b8

Access: read-write

Member of groups: sidekick2 sidekick

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	EVENT (..) ...

This register contains the configuration options for the RGX firmware non-maskable interrupts to MIPS.

Name	Type	MSB	LSB	Default
EVENT	-	0	0	0

## EVENT

Size 1

Allow RGX firmware to send non-maskable interrupts to MIPS

---

## ROGUE\_CR\_MIPS\_WRAPPER\_NMI\_EVENT

Size 1

Address: 0x000008c0

Access: writeonly

Member of groups: sidekick2 sidekick

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	TRIGGER (..) ...

This register contains the configuration options for the RGX firmware non-maskable interrupts to MIPS.

Name	Type	MSB	LSB	Default
TRIGGER	-	0	0	0

## TRIGGER

Size 1

Issue a non-maskable interrupt to the MIPS SI\_NMI pin from RGX firmware

## ROGUE\_CR\_MMU\_CBASE\_MAPPING

Size: 29

Address: 0x0000e148Default: 0x0000000010000000

Type: RegisterDirection: read-writeExternal: TrueSCOPE: VIRTUAL

Register banks: mmu\_dv slc\_dv slc

Kick pipeline: global

31	30	29	28	27	26	25	24
-			INVALID (.)				BASE_ADDR (.) ...

23	22	21	20	19	18	17	16
							BASE_ADDR (.) ...

15	14	13	12	11	10	9	8
							BASE_ADDR (.) ...

7	6	5	4	3	2	1	0
							BASE_ADDR (.) ...

Page Catalogue base address read or write

Name	MSB	LSB	Default	Description	Bank Filter
INVALID	28	28	0x1	Invalid bit for PC base address of specified context. On a write SW specifies PC base address is valid (i.e. not invalid) when mapping it and can later invalidate by setting this bit. Indicates PC base address is invalid on a read	
BASE_ADDR	27	0	0	PC base address to be allocated to the specified context on a write. PC base address already allocated to the specified context on a read	

## ROGUE\_CR\_MMU\_CBASE\_MAPPING.INVALID

Size: 1

Type: Define

Invalid bit for PC base address of specified context. On a write SW specifies PC base address is valid (i.e. not invalid) when mapping it and can later invalidate by setting this bit. Indicates PC base address is invalid on a read

## ROGUE\_CR\_MMU\_CBASE\_MAPPING.BASE\_ADDR

Size: 28

Type: DefineALIGN: 12

PC base address to be allocated to the specified context on a write. PC base address already allocated to the specified context on a read

## ROGUE\_CR\_MMU\_CBASE\_MAPPING\_CONTEXT

Size: 5

Address: 0x0000e140Default: 0

Type: RegisterDirection: read-writeNotify: TrueSCOPE: VIRTUAL

Register banks: mmu\_dv slc\_dv slc

Kick pipeline: global

7	6	5	4	3	2	1	0
-							ID (.) ...

Define context to read or write

Name	MSB	LSB	Default	Description	Bank Filter
------	-----	-----	---------	-------------	-------------

ID	4	0	0		
----	---	---	---	--	--

# **ROGUE\_CR\_MMU\_CBASE\_MAPPING\_CONTEXT.ID**

**Size:** 5

**Type:** Define

# **ROGUE\_CR\_MMU\_FAULT\_STATUS**

**Size** 64

**Address:** 0x0000e150

**Access:** read-write

**Member of groups:** slc3

63	62	61	60	59	58	57	56
ADDRESS ( ) ...							

55	54	53	52	51	50	49	48
ADDRESS ( ) ...							

47	46	45	44	43	42	41	40
ADDRESS ( ) ...							

39	38	37	36	35	34	33	32
ADDRESS ( ) ...							

31	30	29	28	27	26	25	24
ADDRESS ( )				CONTEXT ( ) ...			

23	22	21	20	19	18	17	16
CONTEXT ( )				TAG_SB ( ) ...			

15	14	13	12	11	10	9	8
TAG_SB ( )				REQ_ID ( ) ...			

7	6	5	4	3	2	1	0
REQ_ID ( )		LEVEL ( )		RNW ( )		TYPE ( )	
						FAULT ( ) ...	

Indicates a page fault has occurred due to a non-Meta request and gives details of faulting request. Any write to this register will clear the contents and allow a subsequent fault to be reported

Name	MSB	LSB	Default
ADDRESS	63	28	0
CONTEXT	27	20	0
TAG_SB	19	12	0
REQ_ID	11	6	0
LEVEL	5	4	0
RNW	3	3	0
TYPE	2	1	0
FAULT	0	0	0

# **ADDRESS**

**Size** 36

Virtual address

# CONTEXT

Size 8

Context

# TAG\_SB

Size 8

Sideband tag

# REQ\_ID

Size 6

Requester ID - see ROGUE\_bif3\_pack/documentation for encoding

# LEVEL

Size 2

MMU level that faulted: "00"=PT "01"=PD "10"=PC "11"=PC Base

# RNW

Size 1

Indicates whether fault was caused by a read(1) or write(0) request

# TYPE

Size 2

Type of fault: "00"=valid "10"=read-only "11"=pm/meta protected

# FAULT

Size 1

Indicates a fault has occurred

---

# ROGUE\_CR\_MMU\_FAULT\_STATUS\_META

Size: 64

Address: 0x0000e160Default: N/A

Type: RegisterDirection: read-onlyNotify: TrueSCOPE: VIRTUAL

Register banks: slc\_dv slc

Kick pipeline: global

63	62	61	60	59	58	57	56
LEVEL (.)		REQ_ID (.)					
55	54	53	52	51	50	49	48
CONTEXT (.)							
47	46	45	44	43	42	41	40
ADDRESS (.) ...							
39	38	37	36	35	34	33	32

ADDRESS ( ) ...

31 30 29 28 27 26 25 24

ADDRESS ( ) ...

23 22 21 20 19 18 17 16

ADDRESS ( ) ...

15 14 13 12 11 10 9 8

ADDRESS ( ) ...

7 6 5 4 3 2 1 0

ADDRESS ( ) RNW ( ) TYPE ( ) FAULT ( ) ...

Indicates a page fault has occurred due to a Meta request and gives details of faulting request. Any write to this register will clear the contents and allow a subsequent fault to be reported

Name	MSB	LSB	Default	Description	Bank Filter
LEVEL	63	62	0	MMU level that faulted: "00"=PT "01"=PD "10"=PC "11"=PC Base	
REQ_ID	61	56	0	Requester ID - see BIF HW specification for details of the encoding	
CONTEXT	55	48	0	Context / Process Address Space ID (PASID)	
ADDRESS	47	4	0	48-bit Virtual Address (128-bit/16-byte aligned)	
RNW	3	3	0	Indicates whether fault was caused by a read(1) or write(0) request	
TYPE	2	1	0	Type of fault: "00"=valid "01"=FBCDC accessing Cache Coherent region "10"=read-only "11"=pm/meta protected	
FAULT	0	0	0	Indicates a fault has occurred	

## ROGUE\_CR\_MMU\_FAULT\_STATUS\_META.LEVEL

Size: 2

Type: Define

MMU level that faulted: "00"=PT "01"=PD "10"=PC "11"=PC Base

## ROGUE\_CR\_MMU\_FAULT\_STATUS\_META.REQ\_ID

Size: 6

Type: Define

Requester ID - see BIF HW specification for details of the encoding

## ROGUE\_CR\_MMU\_FAULT\_STATUS\_META.CONTEXT

Size: 8

Type: Define

Context / Process Address Space ID (PASID)

## ROGUE\_CR\_MMU\_FAULT\_STATUS\_META.ADDRESS

Size: 44

Type: Define

48-bit Virtual Address (128-bit/16-byte aligned)

## ROGUE\_CR\_MMU\_FAULT\_STATUS\_META.RNW

Size: 1

Type: Define



Indicates whether fault was caused by a read(1) or write(0) request

## ROGUE\_CR\_MMU\_FAULT\_STATUS\_META.TYPE

Size: 2

Type: Define

Type of fault: "00"=valid "01"=FBCDC accessing Cache Coherent region "10"=read-only "11"=pm/meta protected

## ROGUE\_CR\_MMU\_FAULT\_STATUS\_META.FAULT

Size: 1

Type: Define

Indicates a fault has occurred

---

## ROGUE\_CR\_MTS\_BGCTX

Size 14

Address: 0x00000ba0

Access: readonly

Member of groups: jones mars

15	14	13	12	11	10	9	8
-	reserved						

7	6	5	4	3	2	1	0
DM_NONCOUNTED_SCHEDULE (..) ...							

This register contains the sideband data for the MTS internal background context registers

Name	Type	MSB	LSB	Default
DM_NONCOUNTED_SCHEDULE	—	7	0	0

## DM\_NONCOUNTED\_SCHEDULE

Size 8

A 1 bit counter per DM for non-counted background request

---

## ROGUE\_CR\_MTS\_BGCTX\_THREAD0\_DM\_ASSOC

Size 16

Address: 0x00000b30

Access: read-write

Member of groups: jones mars

15	14	13	12	11	10	9	8
DM_ASSOC (..) ...							

7	6	5	4	3	2	1	0
DM_ASSOC (..) ...							

This register is the DataMaster association for the background context of thread 0. Bit high represents DataMaster being permitted to run on the background context of thread 0.

Name	Type	MSB	LSB	Default
DM_ASSOC	—	15	0	0

## DM\_ASSOC

Size 16

DataMaster Association (Active High)

---

## ROGUE\_CR\_MTS\_BGCTX\_THREAD1\_DM\_ASSOC

Size: 16

Address: 0x00000b38Default: 0

Type: RegisterDirection: read-writeSCOPE: GARTENSECURITY: NONE

Register banks: jones

Kick pipeline: global

15	14	13	12	11	10	9	8
DM_ASSOC ( ) ...							

7	6	5	4	3	2	1	0
DM_ASSOC ( ) ...							

This register is the DataMaster association for the background context of thread 1. Bit high represents DataMaster being permitted to run on the background context of thread 1.

Name	MSB	LSB	Default	Description	Bank Filter
DM_ASSOC	15	0	0	DataMaster Association (Active High)	

---

## ROGUE\_CR\_MTS\_DM0\_INTERRUPT\_ENABLE

Size 32

Address: 0x00000b58

Access: read-write

Member of groups: jones mars

31	30	29	28	27	26	25	24
INT_ENABLE ( ) ...							

23	22	21	20	19	18	17	16
INT_ENABLE ( ) ...							

15	14	13	12	11	10	9	8
INT_ENABLE ( ) ...							

7	6	5	4	3	2	1	0
INT_ENABLE ( ) ...							

Interrupt enable status register for DataMaster 0

Name	Type	MSB	LSB	Default
INT_ENABLE	_	31	0	0

## INT\_ENABLE

Size 32

Interrupt Enable

---

## ROGUE\_CR\_MTS\_GARTEN\_WRAPPER\_CONFIG

Size 48

Address: 0x00000b50

Access: read-write

Member of groups: jones mars

47	46	45	44	43	42	41	40
reserved							

39	38	37	36	35	34	33	32
reserved							

31	30	29	28	27	26	25	24
reserved							

23	22	21	20	19	18	17	16
reserved							

15	14	13	12	11	10	9	8
reserved							

7	6	5	4	3	2	1	0
reserved							IDLE_CTRL (IDLE_TYPE) ... = MTS

This register contains the configuration options for the Garten wrapper.

Name	Type	MSB	LSB	Default
IDLE_CTRL	IDLE_TYPE	0	0	MTS [ 0x1]

## IDLE\_TYPE

Size 1

Possible Values:

Name	Value /Range	Info
META	0 [ 0]	Top level idle signal controlled by META. IDLE high implies threads are complete and META can be powered down
MTS	1 [ 0x1]	Top level idle signal controlled by the MTS. IDLE high implies no tasks currently queued or running, css_clk_en may be taken low. css_clk_en must be taken high for MTS to recieve schedule requests.

---

## ROGUE\_CR\_MTS\_INTCTX

Size 30

Address: 0x00000b98

Access: readonly

Member of groups: jones mars

31	30	29	28	27	26	25	24
- DM_HOST_SCHEDULE (..) ...							

23	22	21	20	19	18	17	16
DM_HOST_SCHEDULE (..) reserved							

15	14	13	12	11	10	9	8
DM_TIMER_SCHEDULE ( )							

7	6	5	4	3	2	1	0
DM_INTERRUPT_SCHEDULE ( ) ...							

This register contains the sideband data for the MTS internal interrupt context registers

Name	Type	MSB	LSB	Default
DM_HOST_SCHEDULE	—	29	22	0
DM_TIMER_SCHEDULE	—	15	8	0
DM_INTERRUPT_SCHEDULE	—	7	0	0

## DM\_INTERRUPT\_SCHEDULE

Size 8

A 1 bit counter per DM for interrupt requests

## DM\_TIMER\_SCHEDULE

Size 8

A 1 bit counter per DM for timer requests

## DM\_HOST\_SCHEDULE

Size 8

A 1 bit counter per DM for host requests

---

## ROGUE\_CR\_MTS\_INTCTX\_THREAD0\_DM\_ASSOC

Size 16

Address: 0x00000b40

Access: read-write

Member of groups: jones mars

15	14	13	12	11	10	9	8
DM_ASSOC ( ) ...							

7	6	5	4	3	2	1	0
DM_ASSOC ( ) ...							

This register is the DataMaster association for the interrupt context of thread 0. Bit high represents DataMaster being permitted to run on the interrupt context of thread 0.

Name	Type	MSB	LSB	Default
DM_ASSOC	—	15	0	0

## DM\_ASSOC

Size 16

DataMaster Association (Active High)

---

## ROGUE\_CR\_MTS\_INTCTX\_THREAD1\_DM\_ASSOC

Size: 16

Address: 0x00000b48Default: 0

**Type:** Register**Direction:** read-write**SCOPE:** GARTEN**SECURITY:** NONE

**Register banks:** jones

**Kick pipeline:** global

15	14	13	12	11	10	9	8
DM_ASSOC (..) ...							

7	6	5	4	3	2	1	0
DM_ASSOC (..) ...							

This register is the DataMaster association for the interrupt context of thread 1. Bit high represents DataMaster being permitted to run on the interrupt context of thread 1.

Name	MSB	LSB	Default	Description	Bank Filter
DM_ASSOC	15	0	0	DataMaster Association (Active High)	

## ROGUE\_CR\_MTS\_INTCTX\_THREAD1\_DM\_ASSOC.DM\_ASSOC

**Size:** 16

**Type:** Define

DataMaster Association (Active High)

---

## ROGUE\_CR\_MTS\_SCHEDULE

**Size** 9

**Address:** 0x00000b00

**Access:** read-write

**Member of groups:** jones mars

15	14	13	12	11	10	9	8
- HOST (MTS_HOST_TYPE)							

7	6	5	4	3	2	1	0
PRIORITY (MTS_PRIORITY_TYPE)		CONTEXT (MTS_CONTEXT_TYPE) = BGCTX		TASK (MTS_TASK_TYPE) = NON_COUNTED		DM (MTS_DM_TYPE) ...	

This register allows firmware tasks to be scheduled on the META (Garten) core.

Name	Type	MSB	LSB	Default
HOST	MTS_HOST_TYPE	8	8	0
PRIORITY	MTS_PRIORITY_TYPE	7	6	0
CONTEXT	MTS_CONTEXT_TYPE	5	5	BGCTX [ 0]
TASK	MTS_TASK_TYPE	4	4	NON_COUNTED [ 0]
DM	MTS_DM_TYPE	3	0	0

---

## ROGUE\_CR\_MTS\_SCHEDULE1

**Size** 9

**Address:** 0x00010b00

**Access:** read-write

**Member of groups:** jones mars

15	14	13	12	11	10	9	8
- HOST (MTS_HOST_TYPE)							

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

PRIORITY (MTS_PRIORITY_TYPE)	CONTEXT (MTS_CONTEXT_TYPE) = BGCTX	TASK (MTS_TASK_TYPE) = NON_COUNTED	DM (MTS_DM_TYPE) ...
------------------------------	------------------------------------	------------------------------------	----------------------

This register allows firmware tasks to be scheduled on the META (Garten) core.

Name	Type	MSB	LSB	Default
HOST	MTS_HOST_TYPE	8	8	0
PRIORITY	MTS_PRIORITY_TYPE	7	6	0
CONTEXT	MTS_CONTEXT_TYPE	5	5	BGCTX [ 0]
TASK	MTS_TASK_TYPE	4	4	NON_COUNTED [ 0]
DM	MTS_DM_TYPE	3	0	0

## ROGUE\_CR\_MTS\_SCHEDULE\_ENABLE

Size 8

Address: 0x00000bc8

Access: read-write

Member of groups: mars

7	6	5	4	3	2	1	0
MASK ( ) ...							

This register is an active-high mask. When the bit is 0, the MTS\_SCHEDULE kick from the corresponding Guest OS is silently discarded. This allows the FW to mask out a Guest OS in order to prevent denial-of-service style attacks.

Name	Type	MSB	LSB	Default
MASK	_	7	0	0xff

## MASK

Size 8

## ROGUE\_CR\_MULTICORE\_GPU

Size 7

Address: 0x0000f300

Access: readonly

Member of groups: mars

7	6	5	4	3	2	1	0
-	CAPABILITY_FRAGMENT ( )	CAPABILITY_GEOMETRY ( )	CAPABILITY_COMPUTE ( )	CAPABILITY_PRIMARY ( )	ID ( ) ...		

Name	Type	MSB	LSB	Default
CAPABILITY_FRAGMENT	_	6	6	0x1
CAPABILITY_GEOMETRY	_	5	5	0x1
CAPABILITY_COMPUTE	_	4	4	0x1
CAPABILITY_PRIMARY	_	3	3	0x1
ID	_	2	0	---

## CAPABILITY\_FRAGMENT

Size 1

Whether or not this core has fragment capability. A value of 1 means it has the capability.

## CAPABILITY\_GEOMETRY

Size 1

Whether or not this core has geometry capability. A value of 1 means it has the capability.

## CAPABILITY\_COMPUTE

Size 1

Whether or not this core has compute capability. A value of 1 means it has the capability.

## CAPABILITY\_PRIMARY

Size 1

If this field is set to one, then this core has job synchronisation capabilities (i.e. via its firmware scheduler) and can be used as a Primary core.

## ID

Size 3

The ID number of the GPU within the multicore system

---

## ROGUE\_CR\_MULTICORE\_SYSTEM

Size 4

Address: 0x0000f308

Access: readonly

Member of groups: mars

7	6	5	4	3	2	1	0
-				GPU_COUNT (..) ...			

Multicore read-only count register.

Name	Type	MSB	LSB	Default
GPU_COUNT	-	3	0	0x1

## GPU\_COUNT

Size 4

The number of physical cores in this Primary-Secondary group of a multicore system. A value of zero is meaningless. This register is set via a top level pin.

---

## ROGUE\_CR\_OS0\_SCRATCH0

Size 32

Address: 0x00001a80

Access: read-write

Member of groups: mars

31	30	29	28	27	26	25	24
DATA (..) ...							

23	22	21	20	19	18	17	16
DATA (..) ...							

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

DATA ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

DATA ( ) ...

Name	Type	MSB	LSB	Default
DATA	_	31	0	0

# DATA

Size 32

---

## ROGUE\_CR\_OS0\_SCRATCH1

Size 32

Address: 0x00001a88

Access: read-write

Member of groups: mars

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

DATA ( ) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

DATA ( ) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

DATA ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

DATA ( ) ...

Name	Type	MSB	LSB	Default
DATA	_	31	0	0

# DATA

Size 32

---

## ROGUE\_CR\_OS0\_SCRATCH2

Size 8

Address: 0x00001a90

Access: read-write

Member of groups: mars

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

DATA ( ) ...

Name	Type	MSB	LSB	Default
DATA	_	7	0	0

# DATA

Size 8



---

## ROGUE\_CR\_OS0\_SCRATCH3

Size 8

Address: 0x00001a98

Access: read-write

Member of groups: mars

7	6	5	4	3	2	1	0
DATA ( ) ...							

Name	Type	MSB	LSB	Default
DATA	_	7	0	0

## DATA

Size 8

---

## ROGUE\_CR\_PBE\_INDIRECT

Size: 6

Address: 0x000083e0Default: 0

Type: Indirect Address RegisterDirection: read-writeGENERATE\_RDONLY: YESSECURITY: NONE

Register banks: pbe

7	6	5	4	3	2	1	0
- ADDRESS ( ) ...							

Defines which instance number of being read or written from

Name	MSB	LSB	Default	Description	Bank Filter
ADDRESS	5	0	---	Instance number	

---

## ROGUE\_CR\_PBE\_PERF

Size 5

Address: 0x00008478

Access: read-write

Member of groups: pbe\_perf

7	6	5	4	3	2	1	0
-			CLR_3 ( )	CLR_2 ( )	CLR_1 ( )	CLR_0 ( )	CTRL_ENABLE ( ) ...

Name	Type	MSB	LSB	Default
CLR_3	_	4	4	0
CLR_2	_	3	3	0
CLR_1	_	2	2	0
CLR_0	_	1	1	0
CTRL_ENABLE	_	0	0	0

## CLR\_3

Size 1

clear counter 3

CLR\_2

Size 1

clear counter 2

CLR\_1

Size 1

clear counter 1

CLR\_0

Size 1

clear counter 0

CTRL\_ENABLE

Size 1

enables the perf bus counters

---

ROGUE\_CR\_PBE\_PERF\_COUNTER\_0

Size 32

Address: 0x000084b0

Access: readonly

Member of groups: pbe\_perf

31	30	29	28	27	26	25	24
REG ( ) ...							

23	22	21	20	19	18	17	16
REG ( ) ...							

15	14	13	12	11	10	9	8
REG ( ) ...							

7	6	5	4	3	2	1	0
REG ( ) ...							

Name	Type	MSB	LSB	Default
REG	_	31	0	0

REG

Size 32

counter a0

---

ROGUE\_CR\_PBE\_PERF\_INDIRECT

Size 4

Address: 0x000083d8

Access: read-write

Member of groups: pbe\_perf

7	6	5	4	3	2	1	0
-				ADDRESS (..) ...			

Name	MSB	LSB	Default
ADDRESS	3	0	---

## ROGUE\_CR\_PBE\_PERF\_SELECT0

Size 64

Address: 0x00008480

Access: read-write

Member of groups: pbe\_perf

63	62	61	60	59	58	57	56
reserved				BATCH_MAX (..) ...			

55	54	53	52	51	50	49	48
BATCH_MAX (..)							

47	46	45	44	43	42	41	40
reserved				BATCH_MIN (..) ...			

39	38	37	36	35	34	33	32
BATCH_MIN (..)							

31	30	29	28	27	26	25	24
reserved							

23	22	21			20	19	18	17	16
reserved		MODE (..)		GROUP_SELECT (..)					

15	14	13	12	11	10	9	8
BIT_SELECT (..) ...							

7	6	5	4	3	2	1	0
BIT_SELECT (..) ...							

Name	Type	MSB	LSB	Default
BATCH_MAX	—	61	48	0x3fff
BATCH_MIN	—	45	32	0
MODE	—	21	21	0
GROUP_SELECT	—	20	16	0
BIT_SELECT	—	15	0	0

## BATCH\_MAX

Size 14

this is the max batch number which will be counted in this group

# BATCH\_MIN

Size 14

this is the min batch number which will be counted in this group

# MODE

Size 1

reduction mode, 0: bitwise increments, 1: unsigned count increment

# GROUP\_SELECT

Size 5

group select, see full PERF documentation for signals in each group

# BIT\_SELECT

Size 16

bit mask for enabled signals in group

---

# ROGUE\_CR\_PERF\_3D\_CYCLE

Size 32

Address: 0x00006028

Access: readonly

Member of groups: jones mars

31	30	29	28	27	26	25	24
COUNT (..) ...							

23	22	21	20	19	18	17	16
COUNT (..) ...							

15	14	13	12	11	10	9	8
COUNT (..) ...							

7	6	5	4	3	2	1	0
COUNT (..) ...							

Name	Type	MSB	LSB	Default
COUNT	_	31	0	0

# COUNT

Size 32

The number of cycles spent in 3D phases

---

# ROGUE\_CR\_PERF\_TA\_CYCLE

Size 32

Address: 0x00006020

Access: readonly

Member of groups: jones mars

31	30	29	28	27	26	25	24
COUNT (..) ...							

23	22	21	20	19	18	17	16
COUNT (..) ...							

15	14	13	12	11	10	9	8
COUNT (..) ...							

7	6	5	4	3	2	1	0
COUNT (..) ...							

Name	Type	MSB	LSB	Default
COUNT	..	31	0	0

COUNT

Size 32

The number of cycles spent in TA phases

ROGUE\_CR\_PERF\_TA\_OR\_3D\_CYCLE

Size 32

Address: 0x00006038

Access: readonly

Member of groups: jones mars

31	30	29	28	27	26	25	24
COUNT (..) ...							

23	22	21	20	19	18	17	16
COUNT (..) ...							

15	14	13	12	11	10	9	8
COUNT (..) ...							

7	6	5	4	3	2	1	0
COUNT (..) ...							

Name	Type	MSB	LSB	Default
COUNT	..	31	0	0

COUNT

Size 32

The number of cycles spent in TA phases or 3D phases

ROGUE\_CR\_POWER\_ESTIMATE\_RESULT

Size 32

Address: 0x00006328

Access: read-write

Member of groups: sidekick2 sidekick

31	30	29	28	27	26	25	24
VALUE ( ) ...							

23	22	21	20	19	18	17	16
VALUE ( ) ...							

15	14	13	12	11	10	9	8
VALUE ( ) ...							

7	6	5	4	3	2	1	0
VALUE ( ) ...							

Power Estimate Result. This represents the estimation of the total system power usage.

Name	Type	MSB	LSB	Default
VALUE	_	31	0	---

## VALUE

Size 32

---

## ROGUE\_CR\_RASTERISATION\_PERF

Size 5

Address: 0x00007700

Access: read-write

Member of groups: rasterisation\_perf

7	6	5	4	3	2	1	0
-			CLR_3 ( )	CLR_2 ( )	CLR_1 ( )	CLR_0 ( )	CTRL_ENABLE ( ) ...

Name	Type	MSB	LSB	Default
CLR_3	_	4	4	0
CLR_2	_	3	3	0
CLR_1	_	2	2	0
CLR_0	_	1	1	0
CTRL_ENABLE	_	0	0	0

## CLR\_3

Size 1

clear counter 3

## CLR\_2

Size 1

clear counter 2

## CLR\_1

Size 1

clear counter 1

# CLR\_0

Size 1

clear counter 0

# CTRL\_ENABLE

Size 1

enables the perf bus counters

---

# ROGUE\_CR\_RASTERISATION\_PERF\_COUNTER\_0

Size 32

Address: 0x00007750

Access: readonly

Member of groups: rasterisation\_perf

31	30	29	28	27	26	25	24
REG ( ) ...							

23	22	21	20	19	18	17	16
REG ( ) ...							

15	14	13	12	11	10	9	8
REG ( ) ...							

7	6	5	4	3	2	1	0
REG ( ) ...							

Name	Type	MSB	LSB	Default
REG	_	31	0	0

# REG

Size 32

counter a0

---

# ROGUE\_CR\_RASTERISATION\_PERF\_INDIRECT

Size 4

Address: 0x00008318

Access: read-write

Member of groups: rasterisation\_perf

7	6	5	4	3	2	1	0
-				ADDRESS ( ) ...			

Name	MSB	LSB	Default
ADDRESS	3	0	---

---

# ROGUE\_CR\_RASTERISATION\_PERF\_SELECT0

Size 64

Address: 0x00007708

**Member of groups:** rasterisation\_perf

7	6	5	4	3	2	1	0
BIT_SELECT (..) ...							

Name	Type	MSB	LSB	Default
MODE	—	21	21	0
GROUP_SELECT	—	20	16	0
BIT_SELECT	—	15	0	0

reduction mode, 0: bitwise increments, 1: unsigned count increment

group select, see full PERF rasterisation documentation for signals in each group

## bit mask for enabled signals in group

**Member of groups:** mars

--	--	--	--	--	--	--	--



31	30	29	28	27	26	25	24
reserved							

23	22	21	20	19	18	17	16
reserved							

15	14	13	12	11	10	9	8
reserved							

7	6	5	4	3	2	1	0
GPU_LOCKUP ( <input type="checkbox"/> )	CPU_PAGE_FAULT ( <input type="checkbox"/> )	SAFE_COMPUTE_FAIL ( <input type="checkbox"/> )	WATCHDOG_TIMEOUT ( <input type="checkbox"/> )	TRP_FAIL ( <input type="checkbox"/> )	FAULT_FW ( <input type="checkbox"/> )	FAULT_GPU ( <input type="checkbox"/> )	GPU_PAGE_FAULT ( <input type="checkbox"/> ) ...

This register is used to enable Safety mechanism interrupts directly to the host Writing a '1' to a bit field enables the relevant safety event

Name	Type	MSB	LSB	Default
GPU_LOCKUP	<input type="checkbox"/>	7	7	---
CPU_PAGE_FAULT	<input type="checkbox"/>	6	6	---
SAFE_COMPUTE_FAIL	<input type="checkbox"/>	5	5	---
WATCHDOG_TIMEOUT	<input type="checkbox"/>	4	4	---
TRP_FAIL	<input type="checkbox"/>	3	3	---
FAULT_FW	<input type="checkbox"/>	2	2	---
FAULT_GPU	<input type="checkbox"/>	1	1	---
GPU_PAGE_FAULT	<input type="checkbox"/>	0	0	---

GPU\_PAGE\_FAULT

Size 1

Set if a GPU page fault has been detected.

FAULT\_GPU

Size 1

Set if a parity failure has been detected in GPU

FAULT\_FW

Size 1

Set if a parity failure has been detected in FW processor

TRP\_FAIL

Size 1

Set if TRP checksum check has failed

WATCHDOG\_TIMEOUT

Size 1

Set if HW watchdog timer has timed out

SAFE\_COMPUTE\_FAIL

Size 1

Set if workgroup protection checksum comparison has failed

# CPU\_PAGE\_FAULT

Size 1

Set if a CPU page fault has been detected.

# GPU\_LOCKUP

Size 1

Set if GPU has locked up

---

# ROGUE\_CR\_SCRATCH1

Size 32

Address: 0x00001a08

Access: read-write

Member of groups: mars

31	30	29	28	27	26	25	24
DATA ( ) ...							

23	22	21	20	19	18	17	16
DATA ( ) ...							

15	14	13	12	11	10	9	8
DATA ( ) ...							

7	6	5	4	3	2	1	0
DATA ( ) ...							

Internal 'scratch' register for debug use by the firmware.

Name	Type	MSB	LSB	Default
DATA	—	31	0	0

# DATA

Size 32

---

# ROGUE\_CR\_SCRATCH11

Size 32

Address: 0x00001a58

Access: read-write

Member of groups: mars

31	30	29	28	27	26	25	24
DATA ( ) ...							

23	22	21	20	19	18	17	16
DATA ( ) ...							

15	14	13	12	11	10	9	8
DATA ( ) ...							

7	6	5	4	3	2	1	0
DATA ( ) ...							

Internal 'scratch' register for debug use by the firmware.

Name	Type	MSB	LSB	Default
DATA	_	31	0	0

## DATA

Size 32

---

## ROGUE\_CR\_SCRATCH14

Size 32

Address: 0x00001a70

Access: read-write

Member of groups: mars

31	30	29	28	27	26	25	24
DATA (_) ...							

23	22	21	20	19	18	17	16
DATA (_) ...							

15	14	13	12	11	10	9	8
DATA (_) ...							

7	6	5	4	3	2	1	0
DATA (_) ...							

Internal 'scratch' register for debug use by the firmware.

Name	Type	MSB	LSB	Default
DATA	_	31	0	0

## DATA

Size 32

---

## ROGUE\_CR\_SIDEKICK\_IDLE

Size 7

Address: 0x000003c8

Access: readonly

Member of groups: sidekick2 sidekick

7	6	5	4	3	2	1	0
-	FB_CDC (_)	MMU (_)	BIF128 (_)	TLA (_)	GARTEN (_)	HOSTIF (_)	SOCIF (_) ...

Name	Type	MSB	LSB	Default
FB_CDC	_	6	6	0x1
MMU	_	5	5	0x1
BIF128	_	4	4	0x1
TLA	_	3	3	0x1
GARTEN	_	2	2	0x1
HOSTIF	_	1	1	0x1

SOCIF	_	0	0	0x1
-------	---	---	---	-----

# FB\_CDC

Size 1

FB CDC Module IDLE

# MMU

Size 1

MMU Module IDLE

# BIF128

Size 1

BIF128 Module IDLE

# TLA

Size 1

TLA Module IDLE

# GARTEN

Size 1

GARTEN Module IDLE

# HOSTIF

Size 1

HOSTIF Module IDLE

# SOCIF

Size 1

SOCIF Module IDLE

# ROGUE\_CR\_SLC3\_CTRL\_MISC

Size 9

Address: 0x0000e200

Access: read-write

Member of groups: slc3

15	14	13	12	11	10	9	8
-	WRITE_COMBINER (.)						

7	6	5	4	3	2	1	0
reserved				ADDR_DECODE_MODE (DECODE_MODE) ... = LINEAR			

SLC Control registers

Name	MSB	LSB	Default
WRITE_COMBINER	8	8	0x1
ADDR_DECODE_MODE	2	0	LINEAR [ 0]

## DECODE\_MODE

Size 3

Possible Values:

Name	Value /Range	Info
LINEAR	0 [ 0]	Addresses are interleaved between Cache Banks on a Cacheline boundary
IN_PAGE_HASH	1 [ 0x1]	Addresses interleaved between Cache Banks using an XOR hash of the address bits below the 4KB page granularity
FIXED_PVR_HASH	2 [ 0x2]	Addresses interleaved between Cache Banks using an XOR hash of the upper address bits
SCRAMBLE_PVR_HASH	3 [ 0x3]	Addresses interleaved between Cache Banks using an XOR hash of the upper address bits in combination with the scramble bits register
WEAVED_HASH	4 [ 0x4]	Addresses interleaved between Cache Groups using a weaved XOR hash of address bits

## WRITE\_COMBINER

Size 1

Controls whether the write combiner is enabled or not

---

## ROGUE\_CR\_SLC3\_IDLE

Size 20

Address: 0x0000e228

Access: readonly

Member of groups: slc3

23	22	21	20	19	18	17	16
-				ORDERQ_DUST2 (.)		MMU (.)	RDI (.)

15	14	13	12	11	10	9	8
IMGBV4 (.)				CACHE_BANKS (.) ...			

7	6	5	4	3	2	1	0
CACHE_BANKS (.)				ORDERQ_DUST (.)		ORDERQ_JONES (.)	XBAR (.) ...

Name	MSB	LSB	Default
ORDERQ_DUST2	19	18	0x3
MMU	17	17	0x1
RDI	16	16	0x1
IMGBV4	15	12	0xf
CACHE_BANKS	11	4	0xff
ORDERQ_DUST	3	2	0x3
ORDERQ_JONES	1	1	0x1
XBAR	0	0	0x1

## ORDERQ\_DUST2

Size 2

Per-Dust Order Queue Module IDLEs for instances 2-3

MMU

Size 1

MMU Module IDLE

RDI

Size 1

Return Data Interface Module IDLE

IMGBV4

Size 4

IMG Bus v4 Module IDLEs

CACHE\_BANKS

Size 8

Cache Bank IDLEs

ORDERQ\_DUST

Size 2

Per-Dust Order Queue Module IDLEs for instances 0-1

ORDERQ\_JONES

Size 1

Jones Order Queue Module IDLE

XBAR

Size 1

CrossBar Module IDLE

ROGUE\_CR\_SLC3\_SCRAMBLE

Size 64

Address: 0x0000e208

Access: read-write

Member of groups: slc3

63	62	61	60	59	58	57	56
BITS ( ) ...							
55	54	53	52	51	50	49	48
BITS ( ) ...							
47	46	45	44	43	42	41	40
BITS ( ) ...							
39	38	37	36	35	34	33	32
BITS ( ) ...							

31	30	29	28	27	26	25	24
BITS ( ) ...							
23	22	21	20	19	18	17	16
BITS ( ) ...							
15	14	13	12	11	10	9	8
BITS ( ) ...							
7	6	5	4	3	2	1	0
BITS ( ) ...							
SLC Control registers							
Name	MSB	LSB	Default				
BITS	63	0	0				

ROGUE\_CR\_SLC3\_SCRAMBLE2

Size 64

Address: 0x0000e210

Access: read-write

Member of groups: slc3

63	62	61	60	59	58	57	56
BITS ( ) ...							
55	54	53	52	51	50	49	48
BITS ( ) ...							
47	46	45	44	43	42	41	40
BITS ( ) ...							
39	38	37	36	35	34	33	32
BITS ( ) ...							
31	30	29	28	27	26	25	24
BITS ( ) ...							
23	22	21	20	19	18	17	16
BITS ( ) ...							
15	14	13	12	11	10	9	8
BITS ( ) ...							
7	6	5	4	3	2	1	0
BITS ( ) ...							
SLC Control registers							
Name	MSB	LSB	Default				
BITS	63	0	0				

BITS

Size 64

Pattern of bits used to determine the Cache Bank in Address Decode mode 0x3. The actual Cache Bank to use is determined by indexing into the Scramble Bits, see the SLC HW specification for more details

## ROGUE\_CR\_SLC3\_SCRAMBLE3

Size 64

Address: 0x0000e218

Access: read-write

Member of groups: slc3

63	62	61	60	59	58	57	56
BITS ( ) ...							

55	54	53	52	51	50	49	48
BITS ( ) ...							

47	46	45	44	43	42	41	40
BITS ( ) ...							

39	38	37	36	35	34	33	32
BITS ( ) ...							

31	30	29	28	27	26	25	24
BITS ( ) ...							

23	22	21	20	19	18	17	16
BITS ( ) ...							

15	14	13	12	11	10	9	8
BITS ( ) ...							

7	6	5	4	3	2	1	0
BITS ( ) ...							

SLC Control registers

Name	MSB	LSB	Default
BITS	63	0	0

## BITS

Size 64

Pattern of bits used to determine the Cache Bank in Address Decode mode 0x3. The actual Cache Bank to use is determined by indexing into the Scramble Bits, see the SLC HW specification for more details

## ROGUE\_CR\_SLC3\_SCRAMBLE4

Size 64

Address: 0x0000e260

Access: read-write

Member of groups: slc3

63	62	61	60	59	58	57	56
BITS ( ) ...							

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----



BITS ( ) ...							
47	46	45	44	43	42	41	40
BITS ( ) ...							
39	38	37	36	35	34	33	32
BITS ( ) ...							
31	30	29	28	27	26	25	24
BITS ( ) ...							
23	22	21	20	19	18	17	16
BITS ( ) ...							
15	14	13	12	11	10	9	8
BITS ( ) ...							
7	6	5	4	3	2	1	0
BITS ( ) ...							
SLC Control registers							
Name	MSB	LSB	Default				
BITS	63	0	0				

# BITS

Size 64

Pattern of bits used to determine the Cache Bank in Address Decode mode 0x3. The actual Cache Bank to use is determined by indexing into the Scramble Bits, see the SLC HW specification for more details

## ROGUE\_CR\_SLC\_CTRL\_BYPASS

**Size 60**

**Address: 0x00003828**

**Access:** read-write

**Member of groups:** tpu\_mcu\_l0 hub sidekick ta rasterisation bfpmcache slc

63	62	61	60	59			58			57			56				
-				REQ_TFBC_COMP_ZLS ( )			REQ_TFBC_DECOMP_ZLS_HEADER ( )			REQ_TFBC_DECOMP_TCU_HEADER ( )			REQ_TFBC_DECOMP_ZLS_DATA ( )				
55					54			53		52		51		50	49		48
REQ_TFBC_DECOMP_TCU_DATA ( )					REQ_TFBC_COMP_PBE ( )			REQ_TCU_DM_COMPUTE ( )		PDSRW_NOLINEFILL ( )		PBE_NOLINEFILL ( )		reserved	REQ_IPF_RREQ ( )		REQ_IPF_CREQ ( )
47				46		45	44		43	42		41	40				
REQ_IPF_PREQ ( )				REQ_IPF_DBSC ( )		REQ_TCU ( )		REQ_PBE ( )		REQ_ISP ( )		REQ_PM ( )		reserved	REQ_CDM ( )		
39					38		37		36		35		34		33		32
REQ_TSPF_PDS_STATE ( )					REQ_TSPF_DB ( )		REQ_TSPF_VTX_VAR ( )		REQ_VDM ( )		REQ_TA_PSG_STREAM ( )		REQ_TA_PSG_REGION ( )		REQ_TA_VCE ( )		REQ_TA_PPP ( )
31	30			29		28		27	26	25		24					
reserved	DM_PM_ALIST ( )			DM_PB_TE ( )		DM_PB_VCE ( )		reserved	REQ_IPF_CPF ( )		REQ_TPU ( )						
23	22	21			20		19		18		17		16				

<i>reserved</i>	BYP_CC_N ( )	BYP_CC ( )	REQ_MCU ( )	REQ_PDS ( )	REQ_TPF ( )	REQ_TA_TPC ( )
-----------------	--------------	------------	-------------	-------------	-------------	----------------

<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>
<i>reserved</i>	REQ_USC ( )	REQ_META ( )	REQ_HOST ( )	REQ_MMU_PT ( )	REQ_MMU_PD ( )	REQ_MMU_PC ( )	<i>reserved</i>

7	6	5	4	3	2	1	0
reserved	DM_HOST_META ( )		DM_MMU ( )	DM_COMPUTE ( )	DM_PIXEL ( )	DM_TA ( )	ALL ( ) ...

SLC Bypass control

Name	Type	MSB	LSB	Default
REQ_TFBC_COMP_ZLS	—	59	59	0
REQ_TFBC_DECOMP_ZLS_HEADER	—	58	58	0
REQ_TFBC_DECOMP_TCU_HEADER	—	57	57	0
REQ_TFBC_DECOMP_ZLS_DATA	—	56	56	0
REQ_TFBC_DECOMP_TCU_DATA	—	55	55	0
REQ_TFBC_COMP_PBE	—	54	54	0
REQ_TCU_DM_COMPUTE	—	53	53	0
PDSRW_NOLINEFILL	—	52	52	0
PBE_NOLINEFILL	—	51	51	0
REQ_IPF_RREQ	—	49	49	0
REQ_IPF_CREQ	—	48	48	0
REQ_IPF_PREQ	—	47	47	0
REQ_IPF_DBSC	—	46	46	0
REQ_TCU	—	45	45	0x1
REQ_PBE	—	44	44	0x1
REQ_ISP	—	43	43	0x1
REQ_PM	—	42	42	0x1
REQ_CDM	—	40	40	0x1
REQ_TSPF_PDS_STATE	—	39	39	0
REQ_TSPF_DB	—	38	38	0
REQ_TSPF_VTX_VAR	—	37	37	0
REQ_VDM	—	36	36	0x1
REQ_TA_PSG_STREAM	—	35	35	0x1
REQ_TA_PSG_REGION	—	34	34	0x1
REQ_TA_VCE	—	33	33	0x1
REQ_TA_PPP	—	32	32	0x1
DM_PM_ALIST	—	30	30	0
DM_PB_TE	—	29	29	0
DM_PB_VCE	—	28	28	0
REQ_IPF_CPF	—	25	25	0
REQ_TPU	—	24	24	0
BYP_CC_N	—	21	21	0
BYP_CC	—	20	20	0
REQ_MCU	—	19	19	0
REQ_PDS	—	18	18	0
REQ_TPF	—	17	17	0
REQ_TA_TPC	—	16	16	0
REQ_USC	—	14	14	0
REQ_META	—	13	13	0

REQ_HOST	_	12	12	0
REQ_MMU_PT	_	11	11	0
REQ_MMU_PD	_	10	10	0
REQ_MMU_PC	_	9	9	0
DM_HOST_META	_	5	5	0
DM_MMU	_	4	4	0
DM_COMPUTE	_	3	3	0
DM_PIXEL	_	2	2	0
DM_TA	_	1	1	0
ALL	_	0	0	0

## REQ\_TFBC\_COMP\_ZLS

Size 1

Bypass SLC for TFBC\_COMP ZLS requestor

## REQ\_TFBC\_DECOMP\_ZLS\_HEADER

Size 1

Bypass SLC for TFBC\_DECOMP ZLS Header requestor

## REQ\_TFBC\_DECOMP\_TCU\_HEADER

Size 1

Bypass SLC for TFBC\_DECOMP TCU Header requestor

## REQ\_TFBC\_DECOMP\_ZLS\_DATA

Size 1

Bypass SLC for TFBC\_DECOMP ZLS Delta requestor

## REQ\_TFBC\_DECOMP\_TCU\_DATA

Size 1

Bypass SLC for TFBC\_DECOMP TCU Delta requestor

## REQ\_TFBC\_COMP\_PBE

Size 1

Bypass SLC for TFBC\_COMP PBE requestor

## REQ\_TCU\_DM\_COMPUTE

Size 1

Bypass SLC when DM is COMPUTE for TCU requests

## PDSRW\_NOLINEFILL

Size 1

PDSRW nolinefill set

## PBE\_NOLINEFILL

Size 1

PBE nolinefill set

## **REQ\_IPF\_RREQ**

Size 1

Bypass SLC for IPF (RREQ) requestor

## **REQ\_IPF\_CREQ**

Size 1

Bypass SLC for IPF (CREQ) requestor

## **REQ\_IPF\_PREQ**

Size 1

Bypass SLC for IPF (PREQ) requestor

## **REQ\_IPF\_DBSC**

Size 1

Bypass SLC for IPF (DBSC) requestor

## **REQ\_TCU**

Size 1

Bypass SLC for TCU requests

## **REQ\_PBE**

Size 1

Bypass SLC for PBE requestor

## **REQ\_ISP**

Size 1

Bypass SLC for the ISP requestor

## **REQ\_PM**

Size 1

Bypass SLC for the PM requestor

## **REQ\_CDM**

Size 1

Bypass SLC for the CDM requestor

## **REQ\_TSPF\_PDS\_STATE**

Size 1

Bypass SLC for the TSPF PDS STATE requestor

## **REQ\_TSPF\_DB**

Size 1

Bypass SLC for the TSPF DB requestor

## **REQ\_TSPF\_VTX\_VAR**

**Size 1**

Bypass SLC for the TSPF VTX VAR requestor

## **REQ\_VDM**

**Size 1**

Bypass SLC for VDM requestor

## **REQ\_TA\_PSG\_STREAM**

**Size 1**

Bypass SLC for the TA (PSG Stream) requestor

## **REQ\_TA\_PSG\_REGION**

**Size 1**

Bypass SLC for the TA (PSG Region) requestor

## **REQ\_TA\_VCE**

**Size 1**

Bypass SLC for the TA (VCE) requestor

## **REQ\_TA\_PPP**

**Size 1**

Bypass SLC for the TA (PPP) requestor

## **DM\_PM\_ALIST**

**Size 1**

Bypass SLC for the PM\_ALIST data master

## **DM\_PB\_TE**

**Size 1**

Bypass SLC for the PB\_TE data master

## **DM\_PB\_VCE**

**Size 1**

Bypass SLC for the PB\_VCE data master

## **REQ\_IPF\_CPF**

**Size 1**

Bypass SLC for IPF (CPF) requestor

## **REQ\_TPU**

**Size 1**

Bypass SLC for TPU requests coming from the MCU requestor

## **BYP\_CC\_N**

**Size 1**

Bypass SLC when Cache Coherency bit is not set

## **BYP\_CC**

**Size 1**

Bypass SLC when Cache Coherency bit is set

## **REQ\_MCU**

**Size 1**

Bypass SLC for the MCU requestor

## **REQ\_PDS**

**Size 1**

Bypass SLC for the PDS requestor

## **REQ\_TPF**

**Size 1**

Bypass SLC for the TPF requestor

## **REQ\_TA\_TPC**

**Size 1**

Bypass SLC for the TA (Tail Pointer Cache data) requestor

## **REQ\_USC**

**Size 1**

Bypass SLC for the USC requestor

## **REQ\_META**

**Size 1**

Bypass SLC for the META requestor

## **REQ\_HOST**

**Size 1**

Bypass SLC for the Host requestor

## **REQ\_MMU\_PT**

**Size 1**

Bypass SLC for the MMU requestor (Page Table data)

## **REQ\_MMU\_PD**

**Size 1**

Bypass SLC for the MMU requestor (Page Directory data)

# REQ\_MMU\_PC

Size 1

Bypass SLC for the MMU requestor (Page Catalogue data)

# DM\_HOST\_META

Size 1

Bypass SLC the HOST/META data master

# DM\_MMU

Size 1

Bypass SLC the MMU data master

# DM\_COMPUTE

Size 1

Bypass SLC the COMPUTE data master

# DM\_PIXEL

Size 1

Bypass SLC for the PIXEL data master

# DM\_TA

Size 1

Bypass SLC for the TA group which includes VERTEX, TESSELLATOR & STREAM\_OUT data masters

# ALL

Size 1

Bypass SLC for all requesters

---

# ROGUE\_CR\_SLC\_CTRL\_MISC

Size 64

Address: 0x00003800

Access: read-write

Member of groups: slc2 slc

63	62	61	60	59	58	57	56
SCRAMBLE_BITS ( ) ...							
55	54	53	52	51	50	49	48
SCRAMBLE_BITS ( ) ...							
47	46	45	44	43	42	41	40
SCRAMBLE_BITS ( ) ...							
39	38	37	36	35	34	33	32
SCRAMBLE_BITS ( )							
31	30	29	28	27	26	25	24
reserved				TAG_ID_LIMIT_CONTROL ( )		LAZYWB_OVERRIDE ( )	

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ADDR\_DECODE\_MODE (DECODE\_MODE) = *INTERLEAVED\_64\_BYTE*

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

*reserved* PAUSE ( )

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

*reserved* RESP\_PRIORITY ( ) ENABLE\_LINE\_USE\_LIMIT ( ) ENABLE\_PSG\_HAZARD\_CHECK ( ) BYPASS\_BURST\_COMBINER ( ) ...

SLC control registers

Name	Type	MSB	LSB	Default
SCRAMBLE_BITS	—	63	32	0
TAG_ID_LIMIT_CONTROL	—	25	25	0
LAZYWB_OVERRIDE	—	24	24	0
ADDR_DECODE_MODE	DECODE_MODE	23	16	INTERLEAVED_64_BYTE [ 0]
PAUSE	—	8	8	0
RESP_PRIORITY	—	3	3	0
ENABLE_LINE_USE_LIMIT	—	2	2	0
ENABLE_PSG_HAZARD_CHECK	—	1	1	0x1
BYPASS_BURST_COMBINER	—	0	0	0x1

## DECODE\_MODE

Size 8

Possible Values:

Name	Value /Range	Info
INTERLEAVED_64_BYTE	0 [ 0]	Addresses interleaved between cache banks on a 64byte boundary
INTERLEAVED_128_BYTE	1 [ 0x1]	Addresses interleaved between cache banks on a 128byte boundary
SIMPLE_HASH1	16 [ 0x10]	Addresses interleaved between cache banks using a simple XOR hash of bits 6 & 7 with 3 upper address bits
SIMPLE_HASH2	17 [ 0x11]	Addresses interleaved between cache banks using a simple XOR hash of bits 6 & 7 with 5 upper address bits
PVR_HASH1	32 [ 0x20]	Addresses interleaved between cache banks using an XOR hash of the upper address bits
PVR_HASH2_SCRAMBLE	33 [ 0x21]	Addresses interleaved between cache banks using an XOR hash of the upper address bits in combination with the scramble bits register

## SCRAMBLE\_BITS

Size 32

Pattern of bits used to determine the Cache Bank in Address Decode mode 0x21. The actual Cache Bank to use is determined by indexing into the 32 Scramble Bits using the 5 LSB's of the Hash result and then XORing this with Bit 6 of the incoming address to give a single bit result

## TAG\_ID\_LIMIT\_CONTROL

Size 1

Controls the number of external memory tag IDs available to SLC

## LAZYWB\_OVERRIDE

Size 1



Override cache policy of requests with lazy write back to write back

## PAUSE

Size 1

Pause the SLC

## RESP\_PRIORITY

Size 1

Priority setting between Hit and Miss on return response. Default is round robin and set to 1 if miss needs priority over hit

## ENABLE\_LINE\_USE\_LIMIT

Size 1

Enable the use of cache line limits

## ENABLE\_PSG\_HAZARD\_CHECK

Size 1

Enable the hazard checking of PSG writes, only turn off if strict write ordering is guaranteed in the memory fabric

## BYPASS\_BURST\_COMBINER

Size 1

Disable the burst combiner on the external memory interface

---

## ROGUE\_CR\_SLC\_IDLE

Size 10

Address: 0x00003898

Access: readonly

Member of groups: slc2 slc

15	14	13	12	11	10	9	8
-						reserved	

7	6	5	4	3	2	1	0
IMGBV4 ( )	CACHE_BANKS ( )	RBOFIFO ( )	FRC_CONV ( )	VXE_CONV ( )	VXD_CONV ( )	BIF1_CONV ( )	CBAR ( ) ...

Name	Type	MSB	LSB	Default
IMGBV4	—	7	7	0x1
CACHE_BANKS	—	6	6	0x1
RBOFIFO	—	5	5	0x1
FRC_CONV	—	4	4	0x1
VXE_CONV	—	3	3	0x1
VXD_CONV	—	2	2	0x1
BIF1_CONV	—	1	1	0x1
CBAR	—	0	0	0x1

## IMGBV4

Size 1

IMG Bus v4 Module IDLE

## CACHE\_BANKS

Size 1

Cache Bank IDLEs

## RBOFIFO

Size 1

Read Burst Order FIFO Module IDLE

## FRC\_CONV

Size 1

FRC Module IDLE

## VXE\_CONV

Size 1

Video Encode Converter Module IDLE

## VXD\_CONV

Size 1

Video Decode Converter Module IDLE

## BIF1\_CONV

Size 1

BIF128->256 Converter Module IDLE

## CBAR

Size 1

CrossBar Module IDLE

---

## ROGUE\_CR\_SLC\_STATUS1

Size 64

Address: 0x00003870

Access: readonly

Member of groups: slc2 slc

63	62	61	60	59	58	57	56
PAUSED ( )		reserved					

55	54	53	52	51	50	49	48
reserved							

47	46	45	44	43	42	41	40
reserved						READS1 ( ) ...	

39	38	37	36	35	34	33	32
READS1 ( )							

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

reserved	READS0 (..) ...
----------	-----------------

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

READS0 (..)
-------------

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

READS1_EXT (..)
-----------------

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

READS0_EXT (..) ...
---------------------

Current status of the SLC

Name	Type	MSB	LSB	Default
PAUSED	—	63	63	---
READS1	—	41	32	---
READS0	—	25	16	---
READS1_EXT	—	15	8	---
READS0_EXT	—	7	0	---

## PAUSED

Size 1

All cache banks are Paused

## READS1

Size 10

Number of items of read data SLC bank 1 has in internal pipeline FIFO's

## READS0

Size 10

Number of items of read data SLC bank 0 has in internal pipeline FIFO's

## READS1\_EXT

Size 8

Number of items of read data SLC bank 1 has outstanding from external memory

## READS0\_EXT

Size 8

Number of items of read data SLC bank 0 has outstanding from external memory

## ROGUE\_CR\_SLC\_STATUS2

Size: 64

Address: 0x0000e218Default: N/A

Type: RegisterDirection: read-onlyGENERATE\_POL: NOSCOPE: DEBUG

Register banks: slc\_dv slc

Kick pipeline: global

63	62	61	60	59	58	57	56
----	----	----	----	----	----	----	----

SLC_SIZE_IN_KB (..) ...
-------------------------

55	54	53	52	51	50	49	48
----	----	----	----	----	----	----	----

SLC\_SIZE\_IN\_KB ( )

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

BUS3\_OUTSTANDING\_WRITES ( ) ...

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

BUS3\_OUTSTANDING\_WRITES ( )    BUS2\_OUTSTANDING\_WRITES ( ) ...

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

BUS2\_OUTSTANDING\_WRITES ( )

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

BUS3\_OUTSTANDING\_READS ( ) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

BUS3\_OUTSTANDING\_READS ( )    BUS2\_OUTSTANDING\_READS ( ) ...

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

BUS2\_OUTSTANDING\_READS ( ) ...

Current status of the SLC external interfaces and ACE Converters

Name	MSB	LSB	Default	Description	Bank Filter
SLC_SIZE_IN_KB	63	48	---	The size of the SLC in KB ie 0x0400 = 1024KB = 1MB	
BUS3_OUTSTANDING_WRITES	47	36	---	Number of write Bursts ACE Converter 3 has outstanding from external memory	
BUS2_OUTSTANDING_WRITES	35	24	---	Number of write Bursts ACE Converter 2 has outstanding from external memory	
BUS3_OUTSTANDING_READS	23	12	---	Number of Words of read data ACE Converter 3 has outstanding from external memory	
BUS2_OUTSTANDING_READS	11	0	---	Number of Words of read data ACE Converter 2 has outstanding from external memory	

## ROGUE\_CR\_SLC\_STATUS2.SLC\_SIZE\_IN\_KB

**Size:** 16

**Type:** Define

The size of the SLC in KB ie 0x0400 = 1024KB = 1MB

## ROGUE\_CR\_SLC\_STATUS2.BUS3\_OUTSTANDING\_WRITES

**Size:** 12

**Type:** Define

Number of write Bursts ACE Converter 3 has outstanding from external memory

## ROGUE\_CR\_SLC\_STATUS2.BUS2\_OUTSTANDING\_WRITES

**Size:** 12

**Type:** Define

Number of write Bursts ACE Converter 2 has outstanding from external memory

## ROGUE\_CR\_SLC\_STATUS2.BUS3\_OUTSTANDING\_READS

**Size:** 12

**Type:** Define

Number of Words of read data ACE Converter 3 has outstanding from external memory

# ROGUE\_CR\_SLC\_STATUS2.BUS2\_OUTSTANDING\_READS

Size: 12

Type: Define

Number of Words of read data ACE Converter 2 has outstanding from external memory

## ROGUE\_CR\_SOFT\_RESET

Size 64

Address: 0x00000100

Access: read-write

**Member of groups:** rascal jones tiling texas3 texas tornado slc3 slc2 slc tpu tpu\_mcu\_l0 pbe usc bifpmcache blackpearl ta rasterisation hub sidekick2 sidekick mars

63	62	61	60	59	58	57	56
reserved				TILING_CORE ( )	TE3 ( )	VCE ( )	VBS ( )

55	54	53	52	51	50	49	48
reserved							

47	46	45	44	43	42	41	40
reserved							

39	38	37	36	35	34	33	32
reserved				MMU ( )	reserved	CPU ( )	

31	30	29	28	27	26	25	24
RASCAL_CORE ( )	DUST_B_CORE ( )	DUST_A_CORE ( )	reserved	SLC ( )	reserved	UVS ( )	TE ( )

23	22	21	20	19	18	17	16
GPP ( )	reserved	PM ( )	PBE ( )	USC_SHARED ( )	MCU_L1 ( )	BIF ( )	

15	14	13	12	11	10	9	8
CDM ( )	VDM ( )	reserved	PDS ( )	ISP ( )	TSP ( )	reserved	

7	6	5	4	3	2	1	0
reserved	SYSARB ( )		TPU_MCU_DEMUX ( )	MCU_L0 ( )	TPU ( )	reserved	USC ( ) ...

Core soft reset control register. Write a '1' to reset and a '0' to clear See the soft reset section in the TRM to understand how to use the soft reset register.

Name	Type	MSB	LSB	Default
TILING_CORE	—	59	59	---
TE3	—	58	58	---
VCE	—	57	57	---
VBS	—	56	56	---
MMU	—	34	34	---
CPU	—	32	32	---
RASCAL_CORE	—	31	31	---
DUST_B_CORE	—	30	30	---
DUST_A_CORE	—	29	29	---
SLC	—	27	27	---
UVS	—	25	25	---

TE	—	24	24	---
GPP	—	23	23	---
PM	—	20	20	---
PBE	—	19	19	---
USC_SHARED	—	18	18	---
MCU_L1	—	17	17	---
BIF	—	16	16	---
CDM	—	15	15	---
VDM	—	14	14	---
PDS	—	12	12	---
ISP	—	11	11	---
TSP	—	10	10	---
SYSARB	—	5	5	---
TPU_MCU_DEMUX	—	4	4	---
MCU_L0	—	3	3	---
TPU	—	2	2	---
USC	—	0	0	---

## USC

Size 1

## TPU

Size 1

## MCU\_L0

Size 1

## TPU\_MCU\_DEMUX

Size 1

## SYSARB

Size 1

## TSP

Size 1

## ISP

Size 1

## PDS

Size 1

## VDM

Size 1

## CDM

Size 1

## **BIF**

Size 1

Bifpmcache BIF

## **MCU\_L1**

Size 1

## **USC\_SHARED**

Size 1

## **PBE**

Size 1

## **PM**

Size 1

## **GPP**

Size 1

## **TE**

Size 1

## **UVS**

Size 1

## **SLC**

Size 1

## **DUST\_A\_CORE**

Size 1

## **DUST\_B\_CORE**

Size 1

## **RASCAL\_CORE**

Size 1

Note that the RASL\_CORE bit affects logic related to the reading and writing of registers. This soft reset should therefore be used with caution. Upon power down events it is necessary to reset every register, so this bit should be used, but it must be release before any other resets, or beofre anyu other registers are programmed

## **CPU**

Size 1

Includes MTS and META or MIPS

## **MMU**

Size 1

## VBS

Size 1

## VCE

Size 1

## TE3

Size 1

## TILING\_CORE

Size 1

---

## ROGUE\_CR\_SOFT\_RESET2

Size 32

Address: 0x00000108

Access: read-write

Member of groups: hub slc3 tpu usc blackpearl jones

31	30	29	28	27	26	25	24
reserved							

23	22	21	20	19	18	17	16
reserved							

15	14	13	12	11	10	9	8
reserved					ASTC ( _ )	BLACKPEARL ( _ )	reserved

7	6	5	4	3	2	1	0
IPF ( _ )	GEOMETRY ( _ )	USC_SHARED ( _ )	PDS_SHARED ( _ )	BIF_BLACKPEARL ( _ )	PIXEL ( _ )	reserved	VERTEX ( _ ) ...

Core soft reset control register. Write a '1' to reset and a '0' to clear See the soft reset section in the TRM to understand how to use the soft reset register.

Name	Type	MSB	LSB	Default
ASTC	—	10	10	---
BLACKPEARL	—	9	9	---
IPF	—	7	7	---
GEOMETRY	—	6	6	---
USC_SHARED	—	5	5	---
PDS_SHARED	—	4	4	---
BIF_BLACKPEARL	—	3	3	---
PIXEL	—	2	2	---
VERTEX	—	0	0	---

## VERTEX

Size 1

## PIXEL

Size 1



**BIF\_BLACKPEARL**  
Size 1

**PDS\_SHARED**  
Size 1

**USC\_SHARED**  
Size 1

**GEOMETRY**  
Size 1

**IPF**  
Size 1

**BLACKPEARL**  
Size 1

**ASTC**  
Size 1

---

**ROGUE\_CR\_SYS\_BUS\_SECURE**  
Size 1

Address: 0x0000a100

Access: read-write

Member of groups: jones mars

7	6	5	4	3	2	1	0
-							Enable (..) ...

Setting this register secures the IMG Configuration Registers from the System Bus. In secure mode all registers have read access only by default. When secure mode is being set, the register must be read back to confirm that the value has propagated through the pipeline.

Name	Type	MSB	LSB	Default
Enable	_	0	0	0x1

**Enable**  
Size 1

0 = No System Bus Security

1 = System Bus Restricted

---

**ROGUE\_CR\_TA\_PERF**  
Size 5

Address: 0x00007600

Access: read-write

Member of groups: tiling\_perf ta\_perf

--	--	--	--	--	--	--	--

7	6	5	4	3	2	1	0
-			CLR_3 ( )	CLR_2 ( )	CLR_1 ( )	CLR_0 ( )	CTRL_ENABLE ( ) ...

Name	Type	MSB	LSB	Default
CLR_3	—	4	4	0
CLR_2	—	3	3	0
CLR_1	—	2	2	0
CLR_0	—	1	1	0
CTRL_ENABLE	—	0	0	0

## CLR\_3

Size 1

clear counter 3

## CLR\_2

Size 1

clear counter 2

## CLR\_1

Size 1

clear counter 1

## CLR\_0

Size 1

clear counter 0

## CTRL\_ENABLE

Size 1

enables the perf bus counters

---

## ROGUE\_CR\_TA\_PERF\_COUNTER\_0

Size 32

Address: 0x00007650

Access: readonly

Member of groups: tiling\_perf ta\_perf

31	30	29	28	27	26	25	24
REG ( ) ...							

23	22	21	20	19	18	17	16
REG ( ) ...							

15	14	13	12	11	10	9	8
REG ( ) ...							

7	6	5	4	3	2	1	0
REG ( ) ...							

--	--	--	--	--	--	--	--

Name	Type	MSB	LSB	Default
REG	—	31	0	0

## REG

Size 32

counter a0

---

## ROGUE\_CR\_TA\_PERF\_SELECT0

Size 64

Address: 0x00007608

Access: read-write

Member of groups: tiling\_perf ta\_perf

63	62	61	60	59	58	57	56
reserved							

55	54	53	52	51	50	49	48
reserved							

47	46	45	44	43	42	41	40
reserved							

39	38	37	36	35	34	33	32
reserved							

31	30	29	28	27	26	25	24
reserved							

23	22	21		20	19	18	17	16
reserved	MODE (—)			GROUP_SELECT (—)				

15	14	13	12	11	10	9	8
BIT_SELECT (—) ...							

7	6	5	4	3	2	1	0
BIT_SELECT (—) ...							

Name	Type	MSB	LSB	Default
MODE	—	21	21	0
GROUP_SELECT	—	20	16	0
BIT_SELECT	—	15	0	0

## MODE

Size 1

reduction mode, 0: bitwise increments, 1: unsigned count increment

## GROUP\_SELECT

Size 5

group select, see full PERF documentation for signals in each group

## BIT\_SELECT

Size 16

bit mask for enabled signals in group

---

## ROGUE\_CR\_Texas3\_PERF\_INDIRECT

Size 3

Address: 0x000083d0

Access: read-write

Member of groups: texas3\_perf

7	6	5	4	3	2	1	0
-				ADDRESS ( ) ...			

Name	MSB	LSB	Default
ADDRESS	2	0	---

---

## ROGUE\_CR\_Texas3\_BIF\_FAULT\_BANK0\_MMU\_STATUS

Size 16

Address: 0x00001430

Access: readonly

Member of groups: texas3\_texas

15	14	13	12	11	10	9	8
CAT_BASE ( )			reserved		PAGE_SIZE ( )		

7	6	5	4	3	2	1	0
reserved	DATA_TYPE ( )	FAULT_RO ( )	reserved	FAULT_PM_META_RO ( )	reserved	FAULT ( ) ...	

Indicates a fault has occurred on bank 0 and provides details of fault

Name	Type	MSB	LSB	Default
CAT_BASE	—	15	12	0
PAGE_SIZE	—	10	8	0
DATA_TYPE	—	6	5	0
FAULT_RO	—	4	4	0
FAULT_PM_META_RO	—	2	2	0
FAULT	—	0	0	0

## CAT\_BASE

Size 4

Catalogue base address number

## PAGE\_SIZE

Size 3

Page size

## DATA\_TYPE

Size 2

MMU data type that was invalid (on valid fault)

FAULT\_RO

Size 1

Indicates read-only fault('1') or valid fault('0')

FAULT\_PM\_META\_RO

Size 1

Indicates pm/meta protected region fault

FAULT

Size 1

Indicates a fault has occurred

ROGUE\_CR\_Texas\_BIF\_FAULT\_BANK0\_REQ\_STATUS

Size 51

Address: 0x00001438

Access: readonly

Member of groups: texas3 texas

55	54	53	52	51	50		49	48
-					RNW ( )		TAG_SB ( ) ...	

47	46	45	44	43	42	41	40
TAG_SB ( )				TAG_ID ( )			

39	38	37	36	35	34	33	32
ADDRESS ( ) ...							

31	30	29	28	27	26	25	24
ADDRESS ( ) ...							

23	22	21	20	19	18	17	16
ADDRESS ( ) ...							

15	14	13	12	11	10	9	8
ADDRESS ( ) ...							

7	6	5	4	3	2	1	0
ADDRESS ( )				reserved			

Provides details of the request that faulted on bank 0

Name	Type	MSB	LSB	Default
RNW	—	50	50	0
TAG_SB	—	49	44	0
TAG_ID	—	43	40	0
ADDRESS	—	39	4	0

**RNW**  
Size 1

**TAG\_SB**  
Size 6

**TAG\_ID**  
Size 4

**ADDRESS**  
Size 36

**ROGUE\_CR\_Texas\_PERF**  
Size 7

Address: 0x00008290

Access: read-write

Member of groups: texas3\_perf texas\_perf

7	6	5	4	3	2	1	0
-	CLR_5 (..)	CLR_4 (..)	CLR_3 (..)	CLR_2 (..)	CLR_1 (..)	CLR_0 (..)	CTRL_ENABLE (..) ...

Name	MSB	LSB	Default
CLR_5	6	6	0
CLR_4	5	5	0
CLR_3	4	4	0
CLR_2	3	3	0
CLR_1	2	2	0
CLR_0	1	1	0
CTRL_ENABLE	0	0	0

**CLR\_5**  
Size 1

clear counter 3

**CLR\_4**  
Size 1

clear counter 3

**CLR\_3**  
Size 1

clear counter 3

**CLR\_2**  
Size 1

clear counter 2

# CLR\_1

Size 1

clear counter 1

# CLR\_0

Size 1

clear counter 0

# CTRL\_ENABLE

Size 1

enables the perf bus counters

---

# ROGUE\_CR\_Texas\_PERF\_COUNTER\_0

Size 32

Address: 0x000082d8

Access: readonly

Member of groups: texas3\_perf texas\_perf

31	30	29	28	27	26	25	24
REG ( ) ...							

23	22	21	20	19	18	17	16
REG ( ) ...							

15	14	13	12	11	10	9	8
REG ( ) ...							

7	6	5	4	3	2	1	0
REG ( ) ...							

Name	MSB	LSB	Default
REG	31	0	0

# REG

Size 32

counter a0

---

# ROGUE\_CR\_Texas\_PERF\_INDIRECT

Size 2

Address: 0x00008288

Access: read-write

Member of groups: texas\_perf

7	6	5	4	3	2	1	0
-							ADDRESS ( ) ...

Name	MSB	LSB	Default

ADDRESS	1	0	---
---------	---	---	-----

## ROGUE\_CR\_Texas\_PERF\_SELECT0

Size 64

Address: 0x00008298

Access: read-write

Member of groups: texas3\_perf texas\_perf

63	62	61	60	59	58	57	56
reserved		BATCH_MAX ( ) ...					

55	54	53	52	51	50	49	48
BATCH_MAX ( )							

47	46	45	44	43	42	41	40
reserved		BATCH_MIN ( ) ...					

39	38	37	36	35	34	33	32
BATCH_MIN ( )							

31	30	29	28	27	26	25	24
MODE ( )		reserved					

23	22	21	20	19	18	17	16
reserved		GROUP_SELECT ( )					

15	14	13	12	11	10	9	8
BIT_SELECT ( ) ...							

7	6	5	4	3	2	1	0
BIT_SELECT ( ) ...							

Name	MSB	LSB	Default
BATCH_MAX	61	48	0x3fff
BATCH_MIN	45	32	0
MODE	31	31	0
GROUP_SELECT	21	16	0
BIT_SELECT	15	0	0

## BATCH\_MAX

Size 14

this is the max batch number which will be counted in this group

## BATCH\_MIN

Size 14

this is the min batch number which will be counted in this group

## MODE

Size 1



reduction mode, 0: bitwise increments, 1: unsigned count increment

# GROUP\_SELECT

Size 6

group select, see full PERF documentation for signals in each group

# BIT\_SELECT

Size 16

bit mask for enabled signals in group

# ROGUE\_CR\_TIMER

Size 64

Address: 0x00000160

Access: readonly

Member of groups: jones mars

63	62	61	60	59	58	57	56
BIT31 ( ) reserved							
55	54	53	52	51	50	49	48
reserved							
47	46	45	44	43	42	41	40
VALUE ( ) ...							
39	38	37	36	35	34	33	32
VALUE ( ) ...							
31	30	29	28	27	26	25	24
VALUE ( ) ...							
23	22	21	20	19	18	17	16
VALUE ( ) ...							
15	14	13	12	11	10	9	8
VALUE ( ) ...							
7	6	5	4	3	2	1	0
VALUE ( ) ...							

This register contains the value of a 48-bit internal timer. The timer runs continuously, and wraps at the top end. It counts 256 cycles at the core clock frequency. This means that at 100 MHz: 1 count value = 1/100MHz = 256 \* 10 \* 10^-9 seconds = 2.56 us In order to avoid having to issue three 32-bit reads to detect the lower 32-bits wrapping, the MSB of the low 32-bit word is duplicated in the MSB of the high 32-bit word.

Name	Type	MSB	LSB	Default
BIT31	—	63	63	---
VALUE	—	47	0	---

# BIT31

Size 1

## VALUE

Size 48

---

## ROGUE\_CR\_TORNADO\_PERF

Size 5

Address: 0x00008228

Access: read-write

Member of groups: tornado\_perf

7	6	5	4	3	2	1	0
-		CLR_3 ( )	CLR_2 ( )	CLR_1 ( )	CLR_0 ( )	CTRL_ENABLE ( ) ...	

Name	MSB	LSB	Default
CLR_3	4	4	0
CLR_2	3	3	0
CLR_1	2	2	0
CLR_0	1	1	0
CTRL_ENABLE	0	0	0

## CLR\_3

Size 1

clear counter 3

## CLR\_2

Size 1

clear counter 2

## CLR\_1

Size 1

clear counter 1

## CLR\_0

Size 1

clear counter 0

## CTRL\_ENABLE

Size 1

enables the perf bus counters

---

## ROGUE\_CR\_TORNADO\_PERF\_COUNTER\_0

Size 32

Address: 0x00008268

Access: readonly

Member of groups: tornado\_perf

31	30	29	28	27	26	25	24
REG ( ) ...							

23	22	21	20	19	18	17	16
REG ( ) ...							
15	14	13	12	11	10	9	8
REG ( ) ...							
7	6	5	4	3	2	1	0
REG ( ) ...							
Name	MSB	LSB	Default				
REG	31	0	0				

REG

Size 32

counter a0

ROGUE\_CR\_TORNADO\_PERF\_SELECT0

Size 64

Address: 0x00008230

Access: read-write

Member of groups: tornado\_perf

63	62	61	60	59	58	57	56		
reserved		BATCH_MAX ( ) ...							
55	54	53	52	51	50	49	48		
BATCH_MAX ( )									
47	46	45	44	43	42	41	40		
reserved		BATCH_MIN ( ) ...							
39	38	37	36	35	34	33	32		
BATCH_MIN ( )									
31	30	29	28	27	26	25	24		
reserved									
23	22	21		20		19	18	17	16
reserved		MODE ( )			GROUP_SELECT ( )				
15	14	13	12	11	10	9	8		
BIT_SELECT ( ) ...									
7	6	5	4	3	2	1	0		
BIT_SELECT ( ) ...									
Name				MSB	LSB	Default			
BATCH_MAX				61	48	0x3fff			
BATCH_MIN				45	32	0			
MODE				21	21	0			

GROUP_SELECT	20	16	0
BIT_SELECT	15	0	0

## BATCH\_MAX

Size 14

this is the max batch number which will be counted in this group

## BATCH\_MIN

Size 14

this is the min batch number which will be counted in this group

## MODE

Size 1

reduction mode, 0: bitwise increments, 1: unsigned count increment

## GROUP\_SELECT

Size 5

group select, see full PERF documentation for signals in each group

## BIT\_SELECT

Size 16

bit mask for enabled signals in group

---

## ROGUE\_CR\_TPU\_MCU\_L0\_PERF

Size 5

Address: 0x00007900

Access: read-write

Member of groups: tpu\_perf tpu\_mcu\_l0\_perf

7	6	5	4	3	2	1	0
-			CLR_3 ( )	CLR_2 ( )	CLR_1 ( )	CLR_0 ( )	CTRL_ENABLE ( ) ...

Name	Type	MSB	LSB	Default
CLR_3	—	4	4	0
CLR_2	—	3	3	0
CLR_1	—	2	2	0
CLR_0	—	1	1	0
CTRL_ENABLE	—	0	0	0

## CLR\_3

Size 1

clear counter 3

## CLR\_2

Size 1

clear counter 2

# CLR\_1

Size 1

clear counter 1

# CLR\_0

Size 1

clear counter 0

# CTRL\_ENABLE

Size 1

enables the perf bus counters

---

# ROGUE\_CR\_TPU\_MCU\_L0\_PERF\_COUNTER\_0

Size 32

Address: 0x00007950

Access: readonly

Member of groups: tpu\_perf tpu\_mcu\_l0\_perf

31	30	29	28	27	26	25	24
REG ( ) ...							

23	22	21	20	19	18	17	16
REG ( ) ...							

15	14	13	12	11	10	9	8
REG ( ) ...							

7	6	5	4	3	2	1	0
REG ( ) ...							

Name	Type	MSB	LSB	Default
REG	-	31	0	0

# REG

Size 32

counter a0

---

# ROGUE\_CR\_TPU\_MCU\_L0\_PERF\_INDIRECT

Size 3

Address: 0x00008028

Access: read-write

Member of groups: tpu\_mcu\_l0\_perf

7	6	5	4	3	2	1	0
-				ADDRESS ( ) ...			

Name	MSB	LSB	Default

ADDRESS	2	0	---
---------	---	---	-----

## ROGUE\_CR\_TPU\_MCU\_L0\_PERF\_SELECT0

Size 64

Address: 0x00007908

Access: read-write

Member of groups: tpu\_perf tpu\_mcu\_l0\_perf

63	62	61	60	59	58	57	56
reserved	BATCH_MAX ( ) ...						

55	54	53	52	51	50	49	48
BATCH_MAX ( )							

47	46	45	44	43	42	41	40
reserved	BATCH_MIN ( ) ...						

39	38	37	36	35	34	33	32
BATCH_MIN ( )							

31	30	29	28	27	26	25	24
reserved							

23	22	21		20	19	18	17	16
reserved	MODE ( )			GROUP_SELECT ( )				

15	14	13	12	11	10	9	8
BIT_SELECT ( ) ...							

7	6	5	4	3	2	1	0
BIT_SELECT ( ) ...							

Name	Type	MSB	LSB	Default
BATCH_MAX	—	61	48	0x3fff
BATCH_MIN	—	45	32	0
MODE	—	21	21	0
GROUP_SELECT	—	20	16	0
BIT_SELECT	—	15	0	0

## BATCH\_MAX

Size 14

this is the min batch number which will be counted in this group

## BATCH\_MIN

Size 14

this is the min batch number which will be counted in this group

## MODE

Size 1

reduction mode, 0: bitwise increments, 1: unsigned count increment

## GROUP\_SELECT

Size 5

group select, see full PERF documentation for signals in each group

## BIT\_SELECT

Size 16

bit mask for enabled signals in group

---

## ROGUE\_CR\_TPU\_PERF\_INDIRECT

Size 3

Address: 0x000083f0

Access: read-write

Member of groups: tpu\_perf

7	6	5	4	3	2	1	0
-						ADDRESS ( ) ...	

Name	MSB	LSB	Default
ADDRESS	2	0	---

---

## ROGUE\_CR\_USC\_PERF

Size 5

Address: 0x00008100

Access: read-write

Member of groups: usc\_perf

7	6	5	4	3	2	1	0
-			CLR_3 ( )	CLR_2 ( )	CLR_1 ( )	CLR_0 ( )	CTRL_ENABLE ( ) ...

Name	Type	MSB	LSB	Default
CLR_3	—	4	4	0
CLR_2	—	3	3	0
CLR_1	—	2	2	0
CLR_0	—	1	1	0
CTRL_ENABLE	—	0	0	0

## CLR\_3

Size 1

clear counter 3

## CLR\_2

Size 1

clear counter 2

# CLR\_1

Size 1

clear counter 1

# CLR\_0

Size 1

clear counter 0

# CTRL\_ENABLE

Size 1

enables the perf bus counters

---

# ROGUE\_CR\_USC\_PERF\_COUNTER\_0

Size 32

Address: 0x00008150

Access: readonly

Member of groups: usc\_perf

31	30	29	28	27	26	25	24
REG ( ) ...							

23	22	21	20	19	18	17	16
REG ( ) ...							

15	14	13	12	11	10	9	8
REG ( ) ...							

7	6	5	4	3	2	1	0
REG ( ) ...							

Name	Type	MSB	LSB	Default
REG	_	31	0	0

# REG

Size 32

counter a0

---

# ROGUE\_CR\_USC\_PERF\_INDIRECT

Size 4

Address: 0x00008030

Access: read-write

Member of groups: usc\_perf

7	6	5	4	3	2	1	0
-				ADDRESS ( ) ...			

Name	MSB	LSB	Default
ADDRESS	3	0	---



# ROGUE\_CR\_USC\_PERF\_SELECT0

Size 64

Address: 0x00008108

Access: read-write

Member of groups: usc\_perf

63	62	61	60	59	58	57	56
reserved		BATCH_MAX ( ) ...					

55	54	53	52	51	50	49	48
BATCH_MAX ( )							

47	46	45	44	43	42	41	40
reserved		BATCH_MIN ( ) ...					

39	38	37	36	35	34	33	32
BATCH_MIN ( )							

31	30	29	28	27	26	25	24
reserved							

23	22	21			20	19	18	17	16
reserved		MODE ( )			GROUP_SELECT ( )				

15	14	13	12	11	10	9	8
BIT_SELECT ( ) ...							

7	6	5	4	3	2	1	0
BIT_SELECT ( ) ...							

Name	Type	MSB	LSB	Default
BATCH_MAX	—	61	48	0x3fff
BATCH_MIN	—	45	32	0
MODE	—	21	21	0
GROUP_SELECT	—	20	16	0
BIT_SELECT	—	15	0	0

## BATCH\_MAX

Size 14

this is the min batch number which will be counted in this group

## BATCH\_MIN

Size 14

this is the min batch number which will be counted in this group

## MODE

Size 1

reduction mode, 0: bitwise increments, 1: unsigned count increment

# GROUP\_SELECT

Size 5

group select, see full PERF documentation usc for signals in each group

# BIT\_SELECT

Size 16

bit mask for enabled signals in group

---

# ROGUE\_CR\_VDM\_CONTEXT\_STORE\_MODE

Size 2

Address: 0x0000f048

Access: read-write

Member of groups: jones

7	6	5	4	3	2	1	0
-						MODE ( ) ... = INDEX	

This register defines the TA context switching granularity. INDEX is the fastest; LIST is the slowest. This register must be programmed before writing to ROGUE\_CR\_VDM\_CONTEXT\_STORE\_START\_PULSE.

Name	MSB	LSB	Default
MODE	1	0	INDEX [ 0]

# MODE

Size 2

Possible Values:

Name	Value/Range	Info
INDEX	0 [ 0]	Stop at the end of the index
INSTANCE	1 [ 0x1]	Stop at the end of the instance
LIST	2 [ 0x2]	Stop at the end of the list

---

# ROGUE\_CR\_MIPS\_ADDR\_REMAP1\_CONFIG1

Size 48

Address: 0x00000818

Access: read-write

Member of groups: sidekick2 sidekick

47	46	45	44	43	42	41	40
reserved							
39	38	37	36	35	34	33	32
reserved							
31	30	29	28	27	26	25	24
BASE_ADDR_IN ( ) ...							
23	22	21	20	19	18	17	16
BASE_ADDR_IN ( ) ...							

15	14	13	12	11	10	9	8
BASE_ADDR_IN ( _ )						reserved	

7	6	5	4	3	2	1	0
reserved						MODE_ENABLE ( _ ) ...	

This register contains the address remapping options for the MIPS CPU physical address, e.g. during boot

Name	Type	MSB	LSB	Default
BASE_ADDR_IN	_	31	12	0x1fc00
MODE_ENABLE	_	0	0	0

## MODE\_ENABLE

Size 1

Enable address remapping mode

## BASE\_ADDR\_IN

Size 20

4K (12 bits) aligned address used as a input for the address remapping

---

## ROGUE\_CR\_MIPS\_ADDR\_REMAP1\_CONFIG2

Size 48

Address: 0x00000820

Access: read-write

Member of groups: sidekick2 sidekick

47	46	45	44	43	42	41	40
reserved							

39	38	37	36	35	34	33	32
ADDR_OUT ( _ ) ...							

31	30	29	28	27	26	25	24
ADDR_OUT ( _ ) ...							

23	22	21	20	19	18	17	16
ADDR_OUT ( _ ) ...							

15	14	13	12	11	10	9	8
ADDR_OUT ( _ )				reserved		OS_ID ( _ ) ...	

7	6	5	4	3	2	1	0
OS_ID ( _ )		TRUSTED ( _ )		REGION_SIZE_POW2 ( _ ) ...			

This register contains the address remapping options for the MIPS CPU physical address, e.g. during boot

Name	Type	MSB	LSB	Default
ADDR_OUT	_	39	12	0
OS_ID	_	8	6	0
TRUSTED	_	5	5	0
REGION_SIZE_POW2	_	4	0	0xc

## REGION\_SIZE\_POW2

Size 5

Remapped region size or offset size, i.e. number of bits from the bottom of the base input address that survive onto the output address. Minimum value of 12

## TRUSTED

Size 1

Defines whether these accesses are trusted

## OS\_ID

Size 3

The OS\_ID emitted for all address transactions from this region

## ADDR\_OUT

Size 28

4K (12 bits) aligned address used as output for the address remapping

---

## ROGUE\_CR\_MIPS\_ADDR\_REMAP2\_CONFIG1

Size 48

Address: 0x00000828

Access: read-write

Member of groups: sidekick2 sidekick

47	46	45	44	43	42	41	40
reserved							
39	38	37	36	35	34	33	32
reserved							
31	30	29	28	27	26	25	24
BASE_ADDR_IN (..) ...							
23	22	21	20	19	18	17	16
BASE_ADDR_IN (..) ...							
15	14	13	12	11	10	9	8
BASE_ADDR_IN (..) reserved							
7	6	5	4	3	2	1	0
reserved							MODE_ENABLE (..) ...

This register contains the address remapping options for the MIPS CPU physical address, e.g. during boot

Name	Type	MSB	LSB	Default
BASE_ADDR_IN	—	31	12	0x1fc00
MODE_ENABLE	—	0	0	0

## MODE\_ENABLE

Size 1

Enable address remapping mode

## BASE\_ADDR\_IN

Size 20

4K (12 bits) aligned address used as a input for the address remapping

---

## ROGUE\_CR\_MIPS\_ADDR\_REMAP2\_CONFIG2

Size 48

Address: 0x00000830

Access: read-write

Member of groups: sidekick2 sidekick

47	46	45	44	43	42	41	40	
reserved								
39	38	37	36	35	34	33	32	
ADDR_OUT (..) ...								
31	30	29	28	27	26	25	24	
ADDR_OUT (..) ...								
23	22	21	20	19	18	17	16	
ADDR_OUT (..) ...								
15	14	13	12	11	10	9	8	
ADDR_OUT (..)				reserved		OS_ID (..) ...		
7	6	5	4		3	2	1	0
OS_ID (..)		TRUSTED (..)		REGION_SIZE_POW2 (..) ...				

This register contains the address remapping options for the MIPS CPU physical address, e.g. during boot

Name	Type	MSB	LSB	Default
ADDR_OUT	—	39	12	0
OS_ID	—	8	6	0
TRUSTED	—	5	5	0
REGION_SIZE_POW2	—	4	0	0xc

## REGION\_SIZE\_POW2

Size 5

Remapped region size or offset size, i.e. number of bits from the bottom of the base input address that survive onto the output address. Minimum value of 12

## TRUSTED

Size 1

Defines whether these accesses are trusted

## OS\_ID

Size 3

The OS\_ID emitted for all address transactions from this region

## ADDR\_OUT

Size 28

4K (12 bits) aligned address used as output for the address remapping

---

## ROGUE\_CR\_MIPS\_ADDR\_REMAP3\_CONFIG1

Size 48

Address: 0x00000838

Access: read-write

Member of groups: sidekick2 sidekick

47	46	45	44	43	42	41	40
reserved							
39	38	37	36	35	34	33	32
reserved							
31	30	29	28	27	26	25	24
BASE_ADDR_IN (..) ...							
23	22	21	20	19	18	17	16
BASE_ADDR_IN (..) ...							
15	14	13	12	11	10	9	8
BASE_ADDR_IN (..) reserved							
7	6	5	4	3	2	1	0
reserved							MODE_ENABLE (..) ...

This register contains the address remapping options for the MIPS CPU physical address, e.g. during boot

Name	Type	MSB	LSB	Default
BASE_ADDR_IN	—	31	12	0x1fc00
MODE_ENABLE	—	0	0	0

## MODE\_ENABLE

Size 1

Enable address remapping mode

## BASE\_ADDR\_IN

Size 20

4K (12 bits) aligned address used as a input for the address remapping

---

## ROGUE\_CR\_MIPS\_ADDR\_REMAP3\_CONFIG2

Size 48

Address: 0x00000840

Access: read-write

Member of groups: sidekick2 sidekick

47	46	45	44	43	42	41	40
reserved							

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

ADDR\_OUT (..) ...

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

ADDR\_OUT (..) ...

23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----

ADDR\_OUT (..) ...

15	14	13	12	11	10	9	8
----	----	----	----	----	----	---	---

ADDR\_OUT (..) reserved OS\_ID (..) ...

7	6	5		4	3	2	1	0
---	---	---	--	---	---	---	---	---

OS\_ID (..) TRUSTED (..) REGION\_SIZE\_POW2 (..) ...

This register contains the address remapping options for the MIPS CPU physical address, e.g. during boot

Name	Type	MSB	LSB	Default
ADDR_OUT	—	39	12	0
OS_ID	—	8	6	0
TRUSTED	—	5	5	0
REGION_SIZE_POW2	—	4	0	0xc

## REGION\_SIZE\_POW2

Size 5

Remapped region size or offset size, i.e. number of bits from the bottom of the base input address that survive onto the output address. Minimum value of 12

## TRUSTED

Size 1

Defines whether these accesses are trusted

## OS\_ID

Size 3

The OS\_ID emitted for all address transactions from this region

## ADDR\_OUT

Size 28

4K (12 bits) aligned address used as output for the address remapping

## ROGUE\_CR\_MIPS\_ADDR\_REMAP4\_CONFIG1

Size 48

Address: 0x00000848

Access: read-write

Member of groups: sidekick2 sidekick

47	46	45	44	43	42	41	40
----	----	----	----	----	----	----	----

reserved

39	38	37	36	35	34	33	32
----	----	----	----	----	----	----	----

reserved

31 30 29 28 27 26 25 24

BASE\_ADDR\_IN (..) ...

23 22 21 20 19 18 17 16

BASE\_ADDR\_IN (..) ...

15 14 13 12 11 10 9 8

BASE\_ADDR\_IN (..) reserved

7 6 5 4 3 2 1 0

reserved MODE\_ENABLE (..) ...

This register contains the address remapping options for the MIPS CPU physical address, e.g. during boot

Name	Type	MSB	LSB	Default
BASE_ADDR_IN	—	31	12	0x1fc00
MODE_ENABLE	—	0	0	0

## MODE\_ENABLE

Size 1

Enable address remapping mode

## BASE\_ADDR\_IN

Size 20

4K (12 bits) aligned address used as a input for the address remapping

---

## ROGUE\_CR\_MIPS\_ADDR\_REMAP4\_CONFIG2

Size 48

Address: 0x00000850

Access: read-write

Member of groups: sidekick2 sidekick

47 46 45 44 43 42 41 40

reserved

39 38 37 36 35 34 33 32

ADDR\_OUT (..) ...

31 30 29 28 27 26 25 24

ADDR\_OUT (..) ...

23 22 21 20 19 18 17 16

ADDR\_OUT (..) ...

15 14 13 12 11 10 9 8

ADDR\_OUT (..) reserved OS\_ID (..) ...

7 6 5 4 3 2 1 0

OS\_ID (..) TRUSTED (..) REGION\_SIZE\_POW2 (..) ...

This register contains the address remapping options for the MIPS CPU physical address, e.g. during boot



Name	Type	MSB	LSB	Default
ADDR_OUT	—	39	12	0
OS_ID	—	8	6	0
TRUSTED	—	5	5	0
REGION_SIZE_POW2	—	4	0	0xc

## REGION\_SIZE\_POW2

Size 5

Remapped region size or offset size, i.e. number of bits from the bottom of the base input address that survive onto the output address. Minimum value of 12

## TRUSTED

Size 1

Defines whether these accesses are trusted

## OS\_ID

Size 3

The OS\_ID emitted for all address transactions from this region

## ADDR\_OUT

Size 28

4K (12 bits) aligned address used as output for the address remapping

---

## ROGUE\_CR\_MIPS\_ADDR\_REMAP5\_CONFIG1

Size 48

Address: 0x00000858

Access: read-write

Member of groups: sidekick2 sidekick

47	46	45	44	43	42	41	40
reserved							

39	38	37	36	35	34	33	32
reserved							

31	30	29	28	27	26	25	24
BASE_ADDR_IN (..) ...							

23	22	21	20	19	18	17	16
BASE_ADDR_IN (..) ...							

15	14	13	12	11	10	9	8
BASE_ADDR_IN (..) ...				reserved			

7	6	5	4	3	2	1	0
reserved						MODE_ENABLE (..) ...	

This register contains the address remapping options for the MIPS CPU physical address, e.g. during boot

Name	Type	MSB	LSB	Default
------	------	-----	-----	---------

BASE_ADDR_IN	_	31	12	0x1fc00
MODE_ENABLE	_	0	0	0

## MODE\_ENABLE

Size 1

Enable address remapping mode

## BASE\_ADDR\_IN

Size 20

4K (12 bits) aligned address used as a input for the address remapping

## ROGUE\_CR\_MIPS\_ADDR\_REMAP5\_CONFIG2

Size 48

Address: 0x00000860

Access: read-write

Member of groups: sidekick2 sidekick

47	46	45	44	43	42	41	40
reserved							

39	38	37	36	35	34	33	32
ADDR_OUT (..) ...							

31	30	29	28	27	26	25	24
ADDR_OUT (..) ...							

23	22	21	20	19	18	17	16
ADDR_OUT (..) ...							

15	14	13	12	11	10	9	8
ADDR_OUT (..)		reserved			OS_ID (..) ...		

7	6	5	4	3	2	1	0
OS_ID (..)		TRUSTED (..)		REGION_SIZE_POW2 (..) ...			

This register contains the address remapping options for the MIPS CPU physical address, e.g. during boot

Name	Type	MSB	LSB	Default
ADDR_OUT	_	39	12	0
OS_ID	_	8	6	0
TRUSTED	_	5	5	0
REGION_SIZE_POW2	_	4	0	0xc

## REGION\_SIZE\_POW2

Size 5

Remapped region size or offset size, i.e. number of bits from the bottom of the base input address that survive onto the output address. Minimum value of 12

## TRUSTED

Size 1

Defines whether these accesses are trusted

## OS\_ID

Size 3

The OS\_ID emitted for all address transactions from this region

## ADDR\_OUT

Size 28

4K (12 bits) aligned address used as output for the address remapping

---

## ROGUE\_CR\_MIPS\_DEBUG\_CONFIG

Size 1

Address: 0x000008c8

Access: read-write

Member of groups: sidekick2 sidekick

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	DISABLE_PROBE_DEBUG (..) ...

This register contains the security and debug configuration options for the MIPS GPU scheduler.

Name	Type	MSB	LSB	Default
DISABLE_PROBE_DEBUG	—	0	0	0x1

## DISABLE\_PROBE\_DEBUG

Size 1

Enable MIPS SecureDebug. Disables EJTAG access to the MIPS core and PC Sampling

---

## ROGUE\_CR\_MIPS\_EXCEPTION\_STATUS

Size 6

Address: 0x000008d0

Access: readonly

Member of groups: sidekick2 sidekick

7	6	5	4	3	2	1	0
-	-	SI_SLEEP (..)	SI_NMI_TAKEN (..)	SI_NEST_EXL (..)	SI_NEST_ERL (..)	SI_EXL (..)	SI_ERL (..) ...

This register contains the exception status information of the MIPS GPU scheduler.

Name	Type	MSB	LSB	Default
SI_SLEEP	—	5	5	0
SI_NMI_TAKEN	—	4	4	0
SI_NEST_EXL	—	3	3	0
SI_NEST_ERL	—	2	2	0
SI_EXL	—	1	1	0
SI_ERL	—	0	0	0x1

## SI\_ERL

Size 1

Reflects the status of the MIPS SI\_ERL pin

## SI\_EXL

Size 1

Reflects the status of the MIPS SI\_EXL pin

## SI\_NEST\_ERL

Size 1

Reflects the status of the MIPS SI\_NESTERL pin

## SI\_NEST\_EXL

Size 1

Reflects the status of the MIPS SI\_NESTEXL pin

## SI\_NMI\_TAKEN

Size 1

Reflects the status of the MIPS SI\_NMITaken pin

## SI\_SLEEP

Size 1

Reflects the status of the MIPS SI\_Sleep pin

---

## ROGUE\_CR\_MIPS\_WRAPPER\_CONFIG

Size 64

Address: 0x00000810

Access: read-write

Member of groups: sidekick2 sidekick

63	62	61	60	59	58	57	56	reserved					
55	54	53	52	51	50	49	48	reserved					
47	46	45	44	43	42	41	40	reserved					
39	38	37	36	35	34	33	FW_IDLE_ENABLE (.)						32
31	30	29	28	27	26	25	24	reserved					
23	22	21	20	19	18	17	16	DISABLE_BOOT (.)					
15	14	13	12	11	10	9	8	L2_CACHE_OFF (.)					
7	6	5	4	3	2	1	0	OS_ID (.)					
TRUSTED (.)								reserved					
BOOT_ISA_MODE (ISA_MODES) = MICROMIPS								REGBANK_BASE_ADDR (.) ...					

REGBANK\_BASE\_ADDR (\_) ...

This register contains the configuration options for the MIPS CPU wrapper.

Name	Type	MSB	LSB	Default
FW_IDLE_ENABLE	—	40	40	0
DISABLE_BOOT	—	33	33	0
L2_CACHE_OFF	—	32	32	0
OS_ID	—	27	25	0
TRUSTED	—	24	24	0
BOOT_ISA_MODE	ISA_MODES	16	16	MICROMIPS [ 0x1]
REGBANK_BASE_ADDR	—	15	0	0

## ISA\_MODES

Size 1

Boot up mode for MIPS

Possible Values:

Name	Value/Range	Info
MIPS32	0 [ 0]	MIPS32 ISA boot mode
MICROMIPS	1 [ 0x1]	MicroMIPS ISA boot mode

## REGBANK\_BASE\_ADDR

Size 16

16-bit aligned address that identifies rgx register bank transactions emitted from the MIPS core

## TRUSTED

Size 1

Defines whether these accesses are trusted

## OS\_ID

Size 3

The default OS\_ID of the firmware

## L2\_CACHE\_OFF

Size 1

Turn off the L2 cache within the MIPS wrapper

## DISABLE\_BOOT

Size 1

Stop the MIPS from boot-up even after a soft reset is triggered

## FW\_IDLE\_ENABLE

Size 1

Set to 0x0 overwrites the value of GPU\_IDLE to 0x0, set to 0x1 makes GPU Idle dependent on top level idles

# EVENT

Size 1

Indicates an outstanding interrupt to HOST from RGX firmware

---

## ROGUE\_CR\_MIPS\_WRAPPER\_IRQ\_CLEAR

Size 1

Address: 0x000008b0

Access: writeonly

Member of groups: sidekick2 sidekick

7	6	5	4	3	2	1	0
-							EVENT (..) ...

This register contains the configuration options for the RGX firmware interrupts to HOST.

Name	Type	MSB	LSB	Default
EVENT	-	0	0	0

# EVENT

Size 1

Clears the interrupt event to HOST from RGX firmware